

Address: Midas Components Ltd, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, England, NR31 ODU Email:sales@midascomponents.co.uk Website:www.midascomponents.co.uk Tel:+44(0)1493 602602 Fax:+44(0)1493 665111

Specification

MCOG025BW128064MYI



BOOKBINDING AREA

DOC.

DATASHEET STATEMENT

- The following icons are absolutely designed by Midas independently in 2007-SEP. They are not in common use in the LCD industry yet but just used for marking out Midasproducts' characteristics quickly and simply without any special meaning. Midas reserves the composing right and copyright. No one else is allowed to adopt these icons without Midas approval.
- 2. The ISO9001 logo used in this document is authorized by SGS (www.sgs.com). Midas had already successfully passed the strict and professional ISO9001:2000 Quality Management System Certification and got the certificate (No.: CN07/00404)
- 3. The technologies/techniques/crafts which denoted by the following icons are not exclusively owned by Midas, but also shared by Midas LCD strategic cooperators, however all these technologies/techniques/crafts have been finally confirmed by Midas professional engineers and QC department.
- 4. As the difference in test standard and test conditions, also Midas insufficient familiarity with the actual LCD using environment, all the referred information in this DATASHEET (including the icons) only have two functions:
 4.1: providing quick reference when you are judging whether or not the product meets your requirements.
 4.2: listing out definitely the tolerance.

SAMPLE APPROVAL document rather than consider this DATASHEET as the standard for judging whether or not the LCD meets your requirements. Once you instruct Midas to a mass-production without definite demand for providing sample before, Midas will disclaim all responsibility if the mass-production is proved not meeting with your requirements.

- 5. The sequence of the icons is random and doesn't indicate the importance grade.
- 6. Icons explanation

Midas 2006 version logo.Midas is an integrated manufacturer of flat panel display (FPD). Midas supplies TN, HTN, STN, FSTN monochrome LCD panel; COB, COG, TAB LCD module; and all kinds of LED backlight.



FAST RESPONSE TIME

This icon on the cover indicates the product is with high response speed; Otherwise not.

C	

HIGH CONTRAST

This icon on the cover indicates the product is with high contrast; Otherwise not.



WIDE VIEWING SCOPE

This icon on the cover indicates the product is with wide viewing scope; Otherwise not.



RoHS COMPLIANCE

This icon on the cover indicates the product meets ROHS requirements; Otherwise not.



3TIMEs 100% QC EXAMINATION This icon on the cover indicates the product

has passed Midas thrice 100% QC. Otherwise not.



VIcm = 3.0V

This icon on the cover indicates the product can work at 3.0V exactly; otherwise not.



PROTECTION CIRCUIT

This icon on the cover indicates the product is with protection circuit; Otherwise not.



LONG LIFE VERSION

This icon on the cover indicates the product is long life version (over 9K hours guaranteed); Otherwise not.



Anti UV VERSION

This icon on the cover indicates the product is against UV line. Otherwise not.



OPERATION TEMPERATURE RANGE

This icon on the cover indicates the operating temperature range (X-Y).



TWICE SELECTION OF LED MATERIALS

This icon on the cover indicates the LED had passed Midas twice strict selection which promises the product's identical color and brightness; Otherwise not.



N SERIES TECHNOLOGY (2008 developed) New structure, new craft, new technology and new materials inside both LCD module and LCD panel to improve the "RainBow"

Midas Passive OLED Part Number System

MC 1	oc 2	057/21605 3	A W 4 5		M 7	Y 8	* 9
		-		-		-	
1	=	MC:		Midas Cor	nponents		
2	=			OC: OLEI	O Character	00	G: OLED Graphic
3	=	Size / No of Ch	aracters a	nd Charact	er Height		
4	=	Series					
5	=	O <mark>pera</mark> ting Ten	<mark>ip Rang</mark> e:	<mark>B:</mark> -40+70	<mark>De</mark> g C W: - 4	<mark>0+80</mark>	Deg C
6	=			Blank:No	t appli <mark>cable</mark>	or	No of Pixels (320240)
7	=	Mode:		M: Transr	nissive S: S	C	ht Readable nsmissive)
8	=	Colour:		Y: Yellow W: White			Red B: Blue een, Blue
9	=	Driver Chip/Co	ntroller:		neral I: I ² European Ch		er Set

1.Revision History

DATE	VERSION	REVISED PAGE NO.	Note
2010/11/23	1		First issue

2. General Specification


The Features is described as follow:

- Module dimension: 73.0 ×41.86 × 2.0 (max.) mm³
- View area: 63.41 × 32.69 mm²
- Active area:61.41 \times 30.69 mm²
- Number of dots: 128 x 64
- Pixel size: 0.48x 0.48 mm²
- Pixel pitch: 0.45 x 0.45 mm2
- Duty: 1/64
- Emitting Color: Yellow

4. Interface Pin Function

No.	Symbol	Funct	ion					
1	VCC	Power	Power supply for analog circuit.					
		Com \	/oltage Output.	A capacitor sho	uld be			
2	VCOMH	conne	cted					
		betwe	en this pin and `	VSS.				
	IREF	Refere	ence current inp	ut pin.				
3		A resis	stor should be c	onnected betwe	een this p	oin		
	and VSS.							
4~11	D7~D0	Data b	ous.					
12	E/RD#	Data r	ead operation is	s initiated when	it's pull le	OW.		
13	R/W#	Data v	vrite operation i	s initiated when	iťs pull l	OW.		
		Data/	Command cont	rol.				
14	D/C#	Pull hi	igh for write/rea	d display data.				
_	11	Pull lo	w for write com	mand or read s	tatus.			
		Reset	Reset signal input.					
15	RES#	When	iťs <mark>low</mark> , initializa	ation of <mark>SSD1</mark> 3	05 is			
		execu	ted.					
16 🖊	CS#	Chip s	elect input.		, In			
		Comm	nunicating Proto	col Select				
17	BS2	These	pins are MCU	interface select	ion input.	See		
		the						
		follow	ing table:					
			68XX-paralle	80XX-paralle	Serial			
18	BS1		1	1				
		BS1	0	1	0			
		BS2	1	1	0			
19	VDD	Power	supply for logic	c circuit.				
20	NC	No co	No connection.					
21	VSS	Groun	Ground.					
22	VSS	Groun	d.					






6. Optics & Electrical Characteristics


6.1INTERFACE TIMING CHART

8080-Series MCU Parallel Interface Timing Characteristics (VDD-VSS=2.4V to 3.5V, VDDIO=VDD,TA=25 $^{\circ}$ C)

`	, , , , , , , , , , , , , , , , , , , ,	1			
Symbol	Parameter	Min	Тур	Max	Unit
tcycle	Clock Cycle Time	300	-	-	ns
tAS	Address Setup Time	10	-	-	ns
tAH	Address Hold Time	0	-	-	ns
tDSW	Write Data Setup Time	40	-	-	ns
tDHW	Write Data Hold Time	7	-	-	ns
tDHR	Read Data Hold Time	20	-	-	ns
tOH	Output Disable Time	-	-	70	ns
tACC	Access Time	-	-	140	ns
tPWLR	Read Low Time	120	-	-	ns
tPWLW	Write Low Time	60	-	-	ns
tPWHR	Read High Time	60	-	-	ns
tPWHW	Write High Time	60	-	-	ns
tR	Rise Time		-	15	ns
tF	Fall Time	-	-	15	ns
tCS	Chi <mark>p sele</mark> ct setup time	0	- A X	- /	ns
tCSH	Chip select setup hold time to read signal	0	/	(/	ns
tCSF	Chip select setup hold time	20	< -	2-	ns


8080-seriesparallel interface characteristics (Form 1)





Write cycle(Form 2)





6.2 DC Characteristics

Characteristics	Symbol	Condition	Min	Тур	Max	Unit
Supply Voltage for Logic	VDD	-	2.4	2.7	3.5	V
Supply Voltage <mark>for Dis</mark> play	VCC	-	14 <mark>.</mark> 5	15	15.5	V
High Level Inpu <mark>t</mark>	VIH	lo <mark>ut =</mark> 10 <mark>0µA,3.3MH</mark> z	0.8×VDD		VDD	V
Low Level Input	VIL	lout = 100µA,3.3MHz	0	_	0.2×VDD	V
High Level Output	VOH	lout =100µA,3.3MHZ	0.9×VDD	_	VDD	V
Low Level Input	VOL	lout =100µA,3.3MHZ	0		0.1×VDD	V
Operating Current for VDD	IDD	Note 4	_	250	400	μA
operating eartenicier vee	100	Note 5		250	400	μA
	100	Note 4	_	31	39	mA
Operating Current for VCC	ICC	Note 5	_	53	66	mA
Sleep Mode Current for VDD	IDD, SLEEP		_	_	10	μA
Sleep Mode Current for VCC	ICC, SLEEP		_		10	μA

Note 3: Brightness (Lbr) and Supply Voltage for Display (VCC) are subject to the change of the panel characteristics and the customer's request.

Note 4: VDD = 2.7V, VCC = 15V, 50% Display Area Turn on.

Note 5: VDD = 2.7V, VCC = 15V, 100% Display Area Turn on.

* Software configuration follows Section 4.4 Initialization.

7. Block Diagram

7.1. POWER ON/OFF SEQUENCE & APPLICATION CIRCUIT

3.1.1 POWER ON/OFF SEQUENCE


Power ON sequence

Power ON VDD ,VDDIO

After VDD ,VDDIO become stable , set RES# pin LOW (logic low) for at least 3us(t1) and then HIGH (logic high).

After set RES# pin LOW (logic low), wait for at least 3us(t2). Then Power ON Vcc. (1)

After Vcc. become stable , send command AFh for display ON. DEG/COM will be ON after 100ms(tAF).




wer OFF sequence

Send command AEh for display OFF.

Power OFF Vcc.(1),(2)

Wait for tOFF. Power OFF VDD ,VDDIO. (where Minimum tOFF=80ms,Typical tOFF=100ms)

Po




Note:

Since an ESD protection circuit is connected between VDD ,VDDIO and Vcc, Vcc


becomes lower than VDD and VDD, VDDIO is ON and Vcc is OFF as shown in the dotted line of Vcc in above figures.

Vcc should be disabled when it is OFF.


7.2 APPLICATION CIRCUIT



7.3 INTERFACE 7.3.1 FUNCTION BLOCK DIAGRAM




7.4 PANEL LAYOUT DIAGRAM



7.5 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 132x64=8448bits

For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software.



8. Reliability

8.1 Contents of Reliability Tests

Item	Conditions	Criteria
High Temperature Operation	80°C,240hrs	<i>a</i>
Low Temperature Operation	-40°C ,240hrs	The energian
High Temperature Storage	80°C,240hrs	The operation
Low Temperature Storage	-40°C ,240hrs	functions work
High Temperature/Humidity	60°C,90%RH,120hrs → -40°C 80°C	
Operation/ Thermal Shock	24cycles 1 hr dwell	

* The samples used for the above tests do not include polarizer.

* No moisture condensation is observed during tests.

8.2 Lifetime

Parameter	Min	Тур	Мах	Unit	Condition	Notes
Operating Life Time		60,00 <mark>0</mark>		Hrs	80 cd/m2, 50% Checkerboard	6

Note 6: The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

8.3 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.

9. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	VDD	-0.3	3.5	V	1,2
Supply Voltage for Display	VCC	8	16	V	1,2
Operating Temperature	TOP	-40	80	°C	—
Storage Temperature	TSTG	-40	80	°C	—

Note 1: All the above voltages are on the basis of "VSS = 0V".


Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3."Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.



10. Inspection specification

NO	Item	Speemean		Criterion		AQL		
01	Electrical Testing	 1.2 Missing character 1.3 Display malfunction 1.4 No function or n 1.5 Current consum 1.6 Viewing angle d 	 Missing vertical, horizontal segment, segment contrast defect. Missing character, dot or icon. Display malfunction. No function or no display. Current consumption exceeds product specifications. Viewing angle defect. Mixed product types. Contrast defect 					
02	Black or bright spots on OLED (display only)	2.1 Bright and black three Bright or b 2.2 Densely spaced	lack spots : No more	present. than two spots or li		2.5		
03	Bla <mark>ck spo</mark> ts, bright spots, contaminati on	3.1 Round type : As Φ=(x + y) / 2			194	2.5		
	(non <mark>-di</mark> splay	3.2 Line type : (As f	ollowing d	rawing) Width	Acceptable Q TY			
			/	W≦0.02	Accept no dense	2.5		
			L≦3.0 L≦2.5	$\begin{array}{c} 0.02 \! < \! W \! \leq \! 0.03 \\ \hline 0.03 \! < \! W \! \leq \! 0.05 \end{array}$	2			
				0.05 <w< td=""><td>As round type</td><td></td></w<>	As round type			
04		If bubbles are visiblusing black spot		Size Φ	Acceptable Q TY			
	Polarizer	specifications, not e find, must check in		Ф≦0.20	Accept no dense	2.5		
	bubbles	direction.		$0.20 \! < \! \Phi \! \le \! 0.50$	3]		
				$0.50 \! < \! \Phi \! \le \! 1.00$	2			
				1.00<Φ	0			
				Total Q TY	3			

05 Scratche s Follow NO.3 black spots, bright spots, contamination Symbols Define: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: OLED side length L: Electrode pad length: 6.1 General glass chip : 6.1.1 Chip on panel surface and crack between panels: Image: the symbolic constraint of glass Image: the symbolic constraint of the symbolic	NO	Item	Criterion	AQL						
$06 \begin{array}{ c c c c c c } \hline Symbols Define: & Chip width & z: Chip thickness & K: Seal width & t: Glass thickness & a: OLED side length L: Electrode pad length: 6.1 General glass chip : 6.1 General glass chip : 6.1.1 Chip on panel surface and crack between panels: \hline $		Scratche								
		Chipped	Symbols Define: x: Chip length k: Seal width t: Glass thickness t: Glass thickness a: OLED side length t: Electrode pad length:6.1 General glass chip : 6.1.1 Chip on panel surface and crack between panels: \overbrace </td <td>2.5</td>	2.5						
chip.			\odot If there are 2 or more chips, x is the total length of each							



NO	Item	Criterion	AQL
07	Cracked glass	The OLED with extensive crack is not acceptable.	2.5
08	Bezel	8.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination.8.2 Bezel must comply with job specifications.	2.5 0.65
9		 9.1 COB seal may not have pinholes larger than 0.2mm or contamination. 9.2 COB seal surface may not have pinholes through to the IC. 9.3 The height of the COB should not exceed the height indicated in the assembly diagram. 9.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places. 9.5 No oxidation or contamination PCB terminals. 9.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts. 9.7 The jumper on the PCB should conform to the product characteristic chart. 9.8 If solder gets on bezel tab pads, zebra pad or screw hold pad, make sure it is smoothed down. 9.9 The Scraping testing standard for Copper Coating of PCB 	 2.5 2.5 0.65 2.5 0.65 0.65 2.5 2.5 2.5 2.5
10	Soldering	 10.1 No un-melted solder paste may be present on the PCB. 10.2 No cold solder joints, missing solder connections, oxidation or icicle. 10.3 No residue or solder balls on PCB. 10.4 No short circuits in components on PCB. 	2.5 2.5 2.5 0.65

NO	Item	Criterion	AQL
11	General appearance	 11.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP. 11.2 No cracks on interface pin (OLB) of TCP. 11.3 No contamination, solder residue or solder balls on product. 11.4 The IC on the TCP may not be damaged, circuits. 11.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it causes the interface pin to sever. 11.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color. 11.7 Sealant on top of the ITO circuit has not hardened. 11.8 Pin type must match type in specification sheet. 11.9 OLED pin loose or missing pins. 11.10 Product packaging must the same as specified on packaging specification sheet. 11.11 Product dimension and structure must conform to product specification sheet. 	2.5 0.65 2.5 2.5 2.5 2.5 2.5 0.65 0.65 0.65 0.65

Pattern Check (Display On) in Active Area

Check Item	Classification	Criteria
No Display	Major	
Missing Line	Major	
Pixel Short	Major	
Darker Pixel	Major	
Wrong Display	Major	
Un-uniform	Major	