

## General Description

The AAT1232 is a high frequency, high efficiency boost converter capable of 24V maximum output voltage. The internal power switch can deliver 100mA load current. It is the ideal power solution to power OLED, LCD, and CCD applications operating from a single cell lithium-ion battery.

The high switching frequency (up to 2MHz) provides fast response to load transients with small external components. The fully integrated control IC simplifies the design while reducing the total PCB footprint. The AAT1232 offers a true load disconnect feature which isolates the load from the power source when EN/SET is pulled low. This eliminates leakage current and maintains zero voltage at the output while disabled.

The output voltage can be dynamically set by activating one of two reference levels (FB1 or FB2) through the SEL logic pin. Optionally, AnalogicTech's Simple Serial Control™ (S<sup>2</sup>Cwire™) interface provides dynamic programmability across a wide output voltage range through the EN/SET pin.

The AAT1232 is available in a Pb-free, thermally-enhanced 16-pin 3x4mm TDFN low-profile package or a Pb-free 12-pin TSOPJW package.


## Features

- V<sub>IN</sub> Range: 2.7V to 5.5V
- Maximum Output: 24V @ 100mA
- True Load Disconnect
- Dynamic Voltage Control Options
- Hysteretic Control
  - No External Compensation Components
  - Excellent Load Transient Response
  - High Efficiency at Light Load
- Up to 2MHz Switching Frequency
- Ultra-Small Inductor and Capacitors
- Integrated Low R<sub>DS(ON)</sub> MOSFET Switches
- Up to 85% Efficiency
- <1μA Shutdown Current
- Integrated Soft Start
- Cycle-by-Cycle Current Limit
- Short-Circuit, Over-Temperature Protection
- Available in TSOPJW-12 or TDFN34-16 Package
- -40°C to +85°C Temperature Range

## Applications

- CCD Bias Circuit
- Digital Still Cameras
- LCD Bias Circuit
- Mobile Handsets
- MP3 Players
- OLED Displays
- PDAs and Notebook PCs

## Typical Application




## Pin Descriptions


| Pin #     |           | Symbol | Function   |
|-----------|-----------|--------|--|
| TSOPJW-12 | TDFN34-16 |        |  |
| 1         | 15, 16    | VP     | Input power pin; connected to the source of the P-channel MOSFET. Connect a 2.2μF or larger capacitor from these pins to PGND.   |
| 2         | 14        | EN/SET | IC active high enable pin. Alternative input pin for S <sup>2</sup> Cwire control utilizing FB2 reference.   |
| 3         | 13        | SEL    | Logic high selects FB1 high output reference; logic low selects FB2 low output reference. Pull low for S <sup>2</sup> Cwire control. See Tables 1 and 2.                           |
| 4         | 12        | VIN    | Input voltage for the converter. Connect this pin directly to the VP pin.  |
| 5         | 11        | N/C    | No connection. Do not make any connection to this pin.   |
| 6, 7      | 9, 10     | SW     | Boost converter switching node. Connect the power inductor between the SW pin and the LIN pin.   |
| 8         | 6, 7, 8   | PGND   | Power ground for the boost converter; connected to the source of the internal N-channel MOSFET. Connect input and output capacitor returns to PGND.                                |
| 9         | 5         | GND    | Ground pin.  |
| 10        | 4         | FB2    | Feedback pin for low output voltage set point. Pin set to 0.6V when SEL is low and disabled when SEL is high. Voltage is set from 0.6V to 1.2V using S <sup>2</sup> Cwire control. |
| 11        | 3         | FB1    | Feedback pin for high output voltage set point. Pin set to 1.2V when SEL is high and disabled when SEL is low. Disabled with S <sup>2</sup> Cwire control.                         |
| 12        | 1, 2      | LIN    | Switched power input. Connected to the power inductor.   |
| N/A       | EP        |        | Exposed paddle (bottom). Internally connected to SW. May be externally connected to SW pins or left floating. Do not connect to GND or PGND.                                       |

## Pin Configuration

**TSOPJW-12  
(Top View)**



**TDFN34-16  
(Top View)**



## Absolute Maximum Ratings<sup>1</sup>

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

| Symbol                          | Description                                      | Value          | Units            |
|---------------------------------|--|----------------|------------------|
| $V_{IN}, V_P$                   | Input Voltage                                    | -0.3 to 6.0    | V                |
| SW                              | Switching Node                                   | 28             | V                |
| $L_{IN}, EN/SET, SEL, FB1, FB2$ | Maximum Rating                                   | $V_{IN} + 0.3$ | V                |
| $T_J$                           | Operating Temperature Range                      | -40 to 150     | $^\circ\text{C}$ |
| $T_S$                           | Storage Temperature Range                        | -65 to 150     | $^\circ\text{C}$ |
| $T_{LEAD}$                      | Maximum Soldering Temperature (at leads, 10 sec) | 300            | $^\circ\text{C}$ |

## Recommended Operating Conditions

| Symbol        | Description  |           | Value | Units                     |
|---------------|--|-----------|-------|---------------------------|
| $\theta_{JA}$ | Thermal Resistance                                     | TDFN34-16 | 44    | $^\circ\text{C}/\text{W}$ |
|               |  | TSOPJW-12 | 160   |                           |
| $P_D$         | Maximum Power Dissipation ( $T_A = 25^\circ\text{C}$ ) | TDFN34-16 | 2270  | mW                        |
|               |  | TSOPJW-12 | 625   |                           |

1. Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum Rating should be applied at any one time.

## Electrical Characteristics<sup>1</sup>


$T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted. Typical values are  $T_A = 25^{\circ}\text{C}$ ,  $V_{IN} = 3.6\text{V}$ .

| Symbol                                     | Description                           | Conditions   | Min   | Typ  | Max   | Units              |
|--|---------------------------------------|--|-------|------|-------|--------------------|
| <b>Power Supply</b>                        |                                       |  |       |      |       |                    |
| $V_{IN}$                                   | Input Voltage Range                   |  | 2.7   |      | 5.5   | V                  |
| $V_{OUT(MAX)}$                             | Maximum Output Voltage                |  |       |      | 24    | V                  |
| $V_{UVLO}$                                 | UVLO Threshold                        | $V_{IN}$ Rising  |       |      | 2.7   | V                  |
|  |                                       | Hysteresis   |       | 150  |       | mV                 |
|  |                                       | $V_{IN}$ Falling   | 1.8   |      |       | V                  |
| $I_Q$                                      | Quiescent Current                     | SEL = GND, $V_{OUT} = 18\text{V}$ , $I_{OUT} = 0$ ,<br>R3 = $20\text{k}\Omega^2$ , Switching |       | 0.3  |       | mA                 |
|  |                                       | SEL = GND, FB2 = 1.5V, Not Switching   |       | 40   | 70    | $\mu\text{A}$      |
| $I_{SHDN}$                                 | $V_{IN}$ Pin Shutdown Current         | EN/SET = GND   |       |      | 1.0   | $\mu\text{A}$      |
| $I_{OUT}$                                  | Output Current                        | $2.7\text{V} < V_{IN} < 5.5\text{V}$ , $V_{OUT} = 24\text{V}$                                |       |      | 100   | mA                 |
| FB1  | FB1 Reference Voltage                 | $I_{OUT} = 0$ to 100mA, $V_{IN} = 2.7\text{V}$ to 5.0V,<br>SEL = High                        | 1.164 | 1.2  | 1.236 | V                  |
| FB2  | FB2 Reference Voltage                 | $I_{OUT} = 0$ to 100mA, $V_{IN} = 2.7\text{V}$ to 5.0V,<br>SEL = Low                         | 0.582 | 0.6  | 0.618 | V                  |
| $\Delta V_{LOADREG}$                       | Load Regulation                       | $I_{OUT} = 0$ to 100mA, R3 = $20\text{k}\Omega^3$  |       | 0.02 |       | %/mA               |
| $\frac{\Delta V_{LINEREG}}{\Delta V_{IN}}$ | Line Regulation                       | $V_{IN} = 2.7\text{V}$ to 5.5V, R3 = $20\text{k}\Omega^3$                                    |       | 0.6  |       | %/V                |
| $R_{DS(ON)L}$                              | Low Side Switch On Resistance         |  |       | 0.08 |       | $\Omega$           |
| $R_{DS(ON)IN}$                             | Input Disconnect Switch On Resistance |  |       | 0.18 |       | $\Omega$           |
| $T_{SS}$                                   | Soft-Start Time                       | From Enable to Output Regulation;<br>$V_{OUT} = 15\text{V}$                                  |       | 0.35 |       | ms                 |
| $T_{SD}$                                   | Over-Temperature Shutdown Threshold   |  |       | 140  |       | $^{\circ}\text{C}$ |
| $T_{HYS}$                                  | Shutdown Hysteresis                   |  |       | 15   |       | $^{\circ}\text{C}$ |
| $I_{LIM}$                                  | N-Channel Current Limit               | $V_{IN} = 3.6\text{V}$   |       | 3.0  |       | A                  |
| <b>SEL, EN/SET</b>                         |                                       |  |       |      |       |                    |
| $V_{SEL(L)}$                               | SEL Threshold Low                     | $V_{IN} = 2.7\text{V}$   |       |      | 0.4   | V                  |
| $V_{SEL(H)}$                               | SEL Threshold High                    | $V_{IN} = 5.5\text{V}$   | 1.4   |      |       | V                  |
| $V_{EN/SET(L)}$                            | Enable Threshold Low                  | $V_{IN} = 2.7\text{V}$   |       |      | 0.4   | V                  |
| $V_{EN/SET(H)}$                            | Enable Threshold High                 | $V_{IN} = 5.5\text{V}$   | 1.4   |      |       | V                  |
| $T_{EN/SET LO}$                            | EN/SET Low Time                       |  | 0.3   |      | 75    | $\mu\text{s}$      |
| $T_{EN/SET HI MIN}$                        | Minimum EN/SET High Time              |  |       | 50   |       | ns                 |
| $T_{EN/SET HI MAX}$                        | Maximum EN/SET High Time              |  |       |      | 75    | $\mu\text{s}$      |
| $T_{OFF}$                                  | EN/SET Off Timeout                    |  |       |      | 500   | $\mu\text{s}$      |
| $T_{LAT}$                                  | EN/SET Latch Timeout                  |  |       |      | 500   | $\mu\text{s}$      |
| $I_{EN/SET}$                               | EN/SET Input Leakage                  |  | -1    |      | 1     | $\mu\text{A}$      |


1. The AAT1232 is guaranteed to meet performance specifications over the  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  operating temperature range and is assured by design, characterization, and correlation with statistical process controls.
2. Switching input current will vary with R1, R2, R3 resistor values.
3. Some improvement in line and load regulation is possible with smaller resistor values.

**Typical Characteristics**


**Efficiency vs. Output Current**  
( $V_{OUT} = 18V$ ;  $R_3 = 20k\Omega$ )




**Output Error vs. Output Current**  
( $V_{OUT} = 18V$ ;  $R_3 = 20k\Omega$ )




**Efficiency vs. Output Current**  
( $V_{OUT} = 20V$ ;  $R_3 = 20k\Omega$ )




**Output Error vs. Output Current**  
( $V_{OUT} = 20V$ ;  $R_3 = 20k\Omega$ )



**Efficiency vs. Output Current**  
( $V_{OUT} = 24V$ ;  $R_3 = 20k\Omega$ )




**Output Error vs. Output Current**  
( $V_{OUT} = 24V$ ;  $R_3 = 20k\Omega$ )




**Typical Characteristics**


**Line Regulation**  
( $V_{OUT} = 18V$ ;  $R3 = 20k\Omega$ )




**Output Voltage Error vs. Temperature**  
( $V_{IN} = 5V$ ;  $V_{OUT} = 18V$ ;  $I_{OUT} = 100mA$ )




**No Load Quiescent Current vs. Input Voltage**  
( $V_{OUT} = 18V$ ;  $EN\_High$ )




**No Load Input Current vs. Temperature**  
( $V_{IN} = 3.6V$ ;  $V_{OUT} = 18V$ )



**Output Ripple**  
( $V_{IN} = 4.2V$ ;  $V_{OUT} = 18V$ ;  $I_{OUT} = 100mA$ )




**Output Ripple**  
( $V_{IN} = 4.2V$ ;  $V_{OUT} = 18V$ ; No Load)



**Typical Characteristics**


**Load Transient Response**

( $V_{IN} = 4.2V$ ;  $I_{OUT} = 20mA-60mA$ ;  $V_{OUT} = 18V$ )




**Load Transient Response**


( $V_{IN} = 3.6V$ ;  $I_{OUT} = 20mA-60mA$ ;  $V_{OUT} = 12V$ )



**P-Channel  $R_{DS(ON)}$  vs. Input Voltage**




**N-Channel  $R_{DS(ON)}$  vs. Input Voltage**




**Soft Start**

( $V_{IN} = 3.6V$ ;  $C_{IN} = 2.2\mu F$ ;  $I_{OUT} = 100mA$ ;  $V_{OUT} = 12V$ )



## Functional Block Diagram



## Functional Description

The AAT1232 consists of a DC/DC boost controller, an integrated slew rate controlled input disconnect MOSFET switch, and a MOSFET power switch. A high voltage rectifier, power inductor, output capacitor, and resistor divider network are required to implement a DC/DC boost converter.

### Control Loop

The AAT1232 provides the benefits of current mode control with a simple hysteretic feedback loop. The device maintains exceptional DC regulation, transient response, and cycle-by-cycle current limit without additional compensation components.

The AAT1232 modulates the power MOSFET switching current in response to changes in output voltage. This allows the voltage loop to directly program the required inductor current in response to changes in the output load.

The switching cycle initiates when the N-channel MOSFET is turned ON and current ramps up in the inductor. The ON interval is terminated when the inductor current reaches the programmed peak current level. During the OFF interval, the input current decays until the lower threshold, or zero inductor current, is reached. The lower current is equal to the peak current minus a preset hysteresis threshold which determines the inductor ripple current. The peak current is adjusted by the controller until the output current requirement is met.



The magnitude of the feedback error signal determines the average input current. Therefore, the AAT1232 controller implements a programmed current source connected to the output capacitor and load resistor. There is no right-half plane zero, and loop stability is easily achieved with no additional compensation components.

Increased load current results in a drop in the output feedback voltage (FB1 or FB2) sensed through the feedback resistors (R1, R2, R3). The controller responds by increasing the peak inductor current, resulting in higher average current in the inductor. Alternatively, decreased output load results in an increase in the output feedback voltage (FB1 or FB2 pin). The controller responds by decreasing the peak inductor current, resulting in lower average current in the inductor.

At light load, the inductor OFF interval current goes below zero and the boost converter enters discontinuous mode operation. Further reduction in the load results in a corresponding reduction in the switching frequency. AAT1232 pulsed frequency operation reduces switching losses and maintains high efficiency at light loads.

Operating frequency varies with changes in the input voltage, output voltage, and inductor size. Once the boost converter has reached continuous mode, further increases in the output load will not significantly increase the operating frequency. A small 2.2 $\mu$ H ( $\pm$ 20%) inductor is selected to maintain high frequency switching (up to 2MHz) and high efficiency operation for outputs from 10V to 24V.

### **Output Voltage Programming**

The output voltage may be programmed through a resistor divider network located from output capacitor to FB1/FB2 pins to ground. Pulling the SEL pin high activates the FB1 pin which maintains a 1.2V reference voltage, while the FB2 reference is disabled. Pulling the SEL pin low activates the FB2 pin which maintains a 0.6V reference, while the FB1 reference is disabled. This function allows dynamic selection between two distinct output voltages across a 2X range (maximum). An additional resistor between FB1 and FB2 allows the designer to program the outputs across a reduced <2X range.

Alternatively, the output voltage may be programmed to any of 16 voltage levels using the S<sup>2</sup>Cwire serial digital input. The single wire S<sup>2</sup>Cwire interface provides high-speed output voltage programmability across a 2X output voltage range. S<sup>2</sup>Cwire functionality is enabled by pulling the SEL pin low and providing S<sup>2</sup>Cwire input to the EN/SET pin. Table 2 details the FB2 reference voltage versus S<sup>2</sup>Cwire rising edges.

### **Soft Start / Enable**

The input disconnect switch is activated when a valid input voltage is present and the EN/SET pin is pulled high. The slew rate control on the P-channel MOSFET ensures minimal inrush current as the output voltage is charged to the input voltage, prior to switching of the N-channel power MOSFET. Monotonic turn-on is guaranteed by the built-in soft-start circuitry. Soft-start eliminates output voltage overshoot across the full input voltage range and all loading conditions.

Some applications may require the output to be active when a valid input voltage is present. In these cases, add a 10k $\Omega$  resistor between the VIN, VP, and EN/SET pins to avoid startup issues.


### **Current Limit and Over-Temperature Protection**

The switching of the N-channel MOSFET terminates when current limit of 3.0A (typical) is exceeded. This minimizes power dissipation and component stresses under overload and short-circuit conditions. Switching resumes when the current decays below the current limit.

Thermal protection disables the AAT1232 when internal dissipation becomes excessive. Thermal protection disables both MOSFETs. The junction over-temperature threshold is 140°C with 15°C of temperature hysteresis. Once an over-temperature or over-current fault condition is removed, the output voltage automatically recovers.

### **Under-Voltage Lockout**

Internal bias of all circuits is controlled via the V<sub>IN</sub> input. Under-voltage lockout (UVLO) guarantees sufficient V<sub>IN</sub> bias and proper operation of all internal circuitry prior to activation.


**Figure 1: AAT1232 Demo Board Schematic.**

## Application Information

### Selecting DC/DC Boost Capacitors

The high output ripple inherent in the boost converter necessitates low impedance output filtering. Multi-layer ceramic (MLC) capacitors provide small size and adequate capacitance, low parasitic equivalent series resistance (ESR) and equivalent series inductance (ESL), and are well suited for use with the AAT1232 boost regulator. MLC capacitors of type X7R or X5R are recommended to ensure good capacitance stability over the full operating temperature range.

The output capacitor is sized to maintain the output load without significant voltage droop during the power switch ON interval, when the output diode is not conducting. A ceramic output capacitor from 2.2µF to 4.7µF is recommended. Typically, 25V rated ceramic capacitors are required for the 24V boost output. Ceramic capacitors sized as small as 0805 are available which meet these requirements.

MLC capacitors exhibit significant capacitance reduction with applied voltage. Output ripple measurements should confirm that output voltage droop is acceptable.

The boost converter input current flows during both ON and OFF switching intervals. The input ripple current is less than the output ripple and, as a result, less input capacitance is required. A ceramic output capacitor from 1µF to 3.3µF is recommended. Minimum 6.3V rated ceramic capacitors are required at the input. Ceramic

capacitors sized as small as 0603 are available which meet these requirements.

Large capacitance tantalum or solid-electrolytic capacitors may be necessary to meet stringent output ripple and transient load requirements. These can replace (or be used in parallel with) ceramic capacitors. Both tantalum and OSCON-type capacitors are suitable due to their low ESR and excellent temperature stability (although they exhibit much higher ESR than MLC capacitors). Aluminum-electrolytic types are less suitable due to their high ESR characteristics and temperature drift. Unlike MLC capacitors, these types are polarized and proper orientation on input and output pins is required. 30% to 70% voltage derating is recommended for tantalum capacitors.

### Selecting the Output Diode

To ensure minimum forward voltage drop and no recovery, high voltage Schottky diodes are considered the best choice for the AAT1232 boost converter. The AAT1232 output diode is sized to maintain acceptable efficiency and reasonable operating junction temperature under full load operating conditions. Forward voltage ( $V_F$ ) and package thermal resistance ( $\theta_{JA}$ ) are the dominant factors to consider in selecting a diode. The diode's published current rating may not reflect actual operating conditions and should be used only as a comparative measure between similarly rated devices. 20V rated Schottky diodes are recommended for outputs less than 15V, while 30V rated Schottky diodes are recommended for outputs greater than 15V.

The average diode current is equal to the output current.

$$I_{AVG} = I_{OUT}$$

The average output current multiplied by the forward diode voltage determines the loss of the output diode.

$$\begin{aligned} P_{LOSS\_DIODE} &= I_{AVG} \cdot V_F \\ &= I_{OUT} \cdot V_F \end{aligned}$$

Diode junction temperature can be estimated.

$$T_J = T_{AMB} + \theta_{JA} \cdot P_{LOSS\_DIODE}$$

The junction temperature should be maintained below 110°C, but may vary depending on application and/or system guidelines. The diode  $\theta_{JA}$  can be minimized with additional PCB area on the cathode. PCB heatsinking the anode may degrade EMI performance.

The reverse leakage current of the rectifier must be considered to maintain low quiescent (input) current and high efficiency under light load. The rectifier reverse current increases dramatically at high temperatures.

### Selecting the Boost Inductor

The AAT1232 controller utilizes hysteretic control and the switching frequency varies with output load and input voltage. The value of the inductor determines the maximum switching frequency of the AAT1232 boost converter. Increased output inductance decreases the switching frequency, resulting in higher peak currents and increased output voltage ripple. To maintain 2MHz maximum switching frequency, an output inductor sized from 1.5µH to 2.7µH is recommended.

The switching period is divided between ON and OFF time intervals.

$$\frac{1}{F_S} = T_{ON} + T_{OFF}$$

The ON time is the period which the N-channel power MOSFET is conducting and storing energy in the boost inductor. Duty cycle is defined as the ON time divided by the total switching interval.

$$\begin{aligned} D &= \frac{T_{ON}}{T_{ON} + T_{OFF}} \\ &= T_{ON} \cdot F_S \end{aligned}$$

The maximum duty cycle can be estimated from the relationship for a continuous mode boost converter. Maximum duty cycle ( $D_{MAX}$ ) is the duty cycle at minimum input voltage ( $V_{IN(MIN)}$ ):

$$D_{MAX} = \frac{(V_{OUT} + V_F - V_{IN(MIN)})}{(V_{OUT} + V_F)}$$

Where  $V_F$  is the Schottky diode forward voltage and can be estimated at 0.5V. Manufacturer's specifications list both the inductor DC current rating, which is a thermal limitation, and peak inductor current rating, which is determined by the saturation characteristics. Measurements at full load and high ambient temperature should be completed to ensure that the inductor does not saturate or exhibit excessive temperature rise.

The output inductor (L) is selected to avoid saturation at minimum input voltage, maximum output load conditions. Peak current may be calculated from the following equation, again assuming continuous conduction mode. Worst-case peak current occurs at minimum input voltage (maximum duty cycle) and maximum load. Switching frequency can be estimated at 500kHz with a 2.2µH inductor.

$$I_{PEAK} = \frac{I_{OUT}}{(1 - D_{MAX})} + \frac{D_{MAX} \cdot V_{IN(MIN)}}{(2 \cdot F_S \cdot L)}$$

The RMS current flowing through the boost inductor is equal to the DC plus AC ripple components. Under worst-case RMS conditions, the current waveform is critically continuous. The resulting RMS calculation yields worst-case inductor loss. The RMS value should be compared against the manufacturer's temperature rise, or thermal derating, guidelines.

$$I_{RMS} = \frac{I_{PEAK}}{\sqrt{3}}$$

For a given inductor type, smaller inductor size leads to an increase in DCR winding resistance and, in most cases, increased thermal impedance. Winding resistance degrades boost converter efficiency and increases the inductor operating temperature.

$$P_{LOSS\_INDUCTOR} = I_{RMS}^2 \cdot DCR$$

To ensure high reliability, the inductor temperature should not exceed 100°C. Manufacturer's recommendations should be consulted. In some cases, PCB heatsinking applied to the AAT1232  $L_{IN}$  node (non-switching) can improve the inductor's thermal capability. PCB heatsinking may degrade EMI performance when applied to the SW node (switching) of the AAT1232.

Shielded inductors provide decreased EMI and may be required in noise sensitive applications. Unshielded chip inductors provide significant space savings at a reduced cost compared to shielded (wound and gapped) inductors. Chip-type inductors have increased winding resistance when compared to shielded, wound varieties.

### Setting the Output Voltage

The output voltage may be programmed through a resistor divider network located from the output to FB1 and FB2 pins to ground. Pulling the SEL pin high activates the FB1 pin which maintains a 1.2V reference voltage, while the FB2 reference is disabled. Pulling the SEL pin low activates the FB2 pin which maintains a 0.6V reference, while the FB1 reference is disabled.

The AAT1232 output voltage can be programmed by one of three methods. First, the output voltage can be static by pulling the SEL logic pin either high or low. Second, the output voltage can be dynamically adjusted between two pre-set levels within a 2X operating range by toggling the SEL logic pin. Third, the output can be dynamically adjusted to any of 16 preset levels within a 2X operating range using the integrated S<sup>2</sup>Cwire single wire interface via the EN/SET pin.

#### Option 1: Static Output Voltage

A static output voltage can be configured by pulling the SEL either high or low. SEL pin high activates the FB1 reference pin to 1.2V (nominal). Alternatively, the SEL pin is pulled low to activate the FB2 reference at 0.6V (nominal). Table 1 provides details of resistor values for common output voltages from 10V to 24V for SEL = High and SEL = Low options.

In the static configuration, the FB1 pin should be directly connected to FB2. The resistor between FB1 and FB2 pins is not required.

#### Option 2: Dynamic Voltage Control Using SEL Pin

The output may be dynamically adjusted between two output voltages by toggling the SEL logic pin. Output voltages  $V_{OUT(1)}$  and  $V_{OUT(2)}$  correspond to the two output

references, FB1 and FB2. Pulling the SEL logic pin high activates  $V_{OUT(1)}$ , while pulling the SEL logic pin low activates  $V_{OUT(2)}$ .

The minimum output voltage must be greater than the specified maximum input voltage plus margin to maintain proper operation of the AAT1232 boost converter. In addition, the ratio of output voltages  $V_{OUT(2)}/V_{OUT(1)}$  is always less than 2.0, corresponding to a 2X (maximum) programmable range.

Table 1 is provided to allow programming of common output voltages using Option 1 or 2. The feedback references FB1 and FB2 are enabled or disabled using the SEL logic pin, corresponding to  $V_{OUT(1)}$  and  $V_{OUT(2)}$ .

#### Option 3: Dynamic Voltage Control Using S<sup>2</sup>Cwire Interface

The output can be dynamically adjusted by the host controller to any of 16 pre-set output voltage levels using the integrated S<sup>2</sup>Cwire interface. The EN/SET pin serves as the S<sup>2</sup>Cwire interface input. The SEL pin must be pulled low when using the S<sup>2</sup>Cwire interface.

### S<sup>2</sup>Cwire Serial Interface

AnalogicTech's S<sup>2</sup>Cwire serial interface is a proprietary high-speed single-wire interface available only from AnalogicTech. The S<sup>2</sup>Cwire interface records rising edges of the EN/SET input and decodes into 16 different states. Each state corresponds to a voltage setting on the FB2 pin.

### S<sup>2</sup>Cwire Serial Interface Timing

The S<sup>2</sup>Cwire serial interface has flexible timing. Data can be clocked-in at speeds up to 1MHz. After data has been submitted, EN/SET is held high to latch the data for a period  $T_{LAT}$ . The output is subsequently changed to the predetermined voltage. When EN/SET is set low for a time greater than  $T_{OFF}$ , the AAT1232 is disabled. When disabled, the register is reset to the default value, which sets the FB2 pin to 0.6V if EN is subsequently pulled high.

### S<sup>2</sup>Cwire Output Voltage Programming


The AAT1232 is programmed through the S<sup>2</sup>Cwire interface according to Table 2. The rising clock edges received through the EN/SET pin determine the feedback reference and output voltage set-point. Upon power up with the SEL pin low and prior to S<sup>2</sup>Cwire programming, the default feedback reference voltage is set to 0.6V.

| V <sub>OUT</sub><br>(SEL = High) | V <sub>OUT</sub><br>(SEL = Low) | R3 = 4.99kΩ |         | R3 = 20.0kΩ |         |
|----------------------------------|---------------------------------|-------------|---------|-------------|---------|
|                                  |                                 | R1 (kΩ)     | R2 (kΩ) | R1 (kΩ)     | R2 (kΩ) |
| 10.0                             | -                               | 36.5        | 0       | 147         | 0       |
| 12.0                             | -                               | 44.2        | 0       | 182         | 0       |
| 15.0                             | -                               | 57.6        | 0       | 232         | 0       |
| 16.0                             | -                               | 61.9        | 0       | 249         | 0       |
| 18.0                             | -                               | 69.8        | 0       | 280         | 0       |
| 20.0                             | -                               | 78.7        | 0       | 316         | 0       |
| 24.0                             | -                               | 95.3        | 0       | 383         | 0       |
| -                                | 10.0                            | 78.7        | 0       | 316         | 0       |
| -                                | 12.0                            | 95.3        | 0       | 383         | 0       |
| -                                | 15.0                            | 121         | 0       | 487         | 0       |
| -                                | 16.0                            | 127         | 0       | 511         | 0       |
| -                                | 18.0                            | 143         | 0       | 590         | 0       |
| -                                | 20.0                            | 162         | 0       | 649         | 0       |
| -                                | 24.0                            | 196         | 0       | 787         | 0       |
| 12.0                             | 10.0                            | 75.0        | 3.32    | 301         | 13.0    |
| 15.0                             | 10.0                            | 76.8        | 1.65    | 309         | 6.65    |
| 16.0                             | 10.0                            | 76.8        | 1.24    | 309         | 4.99    |
| 18.0                             | 10.0                            | 78.7        | 0.562   | 316         | 2.21    |
| 15.0                             | 12.0                            | 90.9        | 3.01    | 374         | 12.1    |
| 16.0                             | 12.0                            | 93.1        | 2.49    | 374         | 10.0    |
| 18.0                             | 12.0                            | 93.1        | 1.65    | 374         | 6.65    |
| 18.0                             | 15.0                            | 115         | 3.32    | 464         | 13.3    |
| 20.0                             | 15.0                            | 118         | 2.49    | 475         | 10.0    |
| 24.0                             | 15.0                            | 118         | 1.24    | 475         | 4.99    |
| 24.0                             | 18.0                            | 143         | 2.49    | 576         | 10.0    |

**Table 1: SEL Pin Voltage Control Resistor Values (1% resistor tolerance).**

| EN/SET Rising Edges | FB2 Reference Voltage (V) |
|---------------------|---------------------------|
| 1                   | 0.60 (Default)            |
| 2                   | 0.64                      |
| 3                   | 0.68                      |
| 4                   | 0.72                      |
| 5                   | 0.76                      |
| 6                   | 0.80                      |
| 7                   | 0.84                      |
| 8                   | 0.88                      |
| 9                   | 0.92                      |
| 10                  | 0.96                      |
| 11                  | 1.00                      |
| 12                  | 1.04                      |
| 13                  | 1.08                      |
| 14                  | 1.12                      |
| 15                  | 1.16                      |
| 16                  | 1.20                      |

**Table 2: S<sup>2</sup>Cwire Voltage Control Settings (SEL = Low).**



**Figure 3: S²Cwire Timing Diagram to Program the Output Voltage.**


**PCB Layout Guidelines**

Boost converter performance can be adversely affected by poor layout. Possible impact includes high input and output voltage ripple, poor EMI performance, and reduced operating efficiency. Every attempt should be made to optimize the layout in order to minimize parasitic PCB effects (stray resistance, capacitance, inductance) and EMI coupling from the high frequency SW node.


A suggested PCB layout for the AAT1232 boost converter is shown in Figures 4 and 5. The following PCB layout guidelines should be considered:

1. Minimize the distance from capacitor C1 and C2 negative terminal to the PGND pins. This is especially true with output capacitor C2, which conducts high ripple current from the output diode back to the PGND pins.
2. Place the feedback resistors close to the output terminals. Route the output pin directly to resistor R1

3. to maintain good output regulation. R3 should be routed close to the output GND pin.
3. Minimize the distance between L1 to D1 and switching pin SW; minimize the size of the PCB area connected to the SW pin.
4. Maintain a ground plane and connect to the IC RTN pin(s) as well as the GND terminals of C1 and C2.
5. Consider additional PCB area on D1 cathode to maximize heatsinking capability. This may be necessary when using a diode with a high thermal resistance.
6. When using the TDFN34-16 package, connect paddle to SW pin or leave floating. Do not connect to RTN/GND conductors.
7. To avoid problems at startup, add a 10kΩ resistor between the VIN, VP and EN/SET pins (R4). This is critical in applications requiring immunity from input noise during “hot plug” events, e.g. when plugged into an active USB port.



**Figure 4: AAT1232 Evaluation Board Top Side Layout.**



**Figure 5: AAT1232 Evaluation Board Bottom Side Layout.**



| Manufacturer | Part Number | Rated $I_{F(AV)}$<br>Current (A) <sup>1</sup> | Rated<br>Voltage (V) | Thermal Resistance<br>( $\Theta_{JA}$ °C/W) <sup>1</sup> | Case    |
|--------------|-------------|---|----------------------|--|---------|
| Diodes, Inc. | B340LA      | 3.00  | 40                   | 25   | SMA     |
| Diodes, Inc. | SD103AWS    | 0.35  | 30                   | 625  | SOD-323 |
| Diodes, Inc. | BAT42WS     | 0.20  | 30                   | 625  | SOD-323 |
| Diodes, Inc. | B0520WS     | 0.50  | 20                   | 426  | SOD-323 |
| ON Semi      | MBR130LSFT  | 1.00  | 30                   | 325  | SOD-123 |
| ON Semi      | MBR0530T    | 0.50  | 30                   | 206  | SOD-123 |
| Zetex        | ZHCS350     | 0.35  | 40                   | 330  | SOD-523 |
| Zetex        | BAT54       | 0.20  | 30                   | 330  | SOT-23  |

**Table 3: Typical Surface Mount Schottky Rectifiers for Various Output Loads  
(select  $T_j < 110^\circ\text{C}$  in application circuit).**

| Manufacturer | Part Number     | Inductance<br>( $\mu\text{H}$ ) | Max DC $I_{SAT}$<br>Current (A) | DCR<br>( $\Omega$ ) | Size (mm)<br>LxWxH | Type         |
|--------------|-----------------|---------------------------------|---------------------------------|---------------------|--------------------|--------------|
| Sumida       | CDRH4D22/HP-2R2 | 2.2                             | 2.50                            | 35                  | 5.0x5.0x2.4        | Shielded     |
| Sumida       | CDR4D11/HP-2R4  | 2.4                             | 1.70                            | 105                 | 4.8x4.8x1.2        | Shielded     |
| Sumida       | CDRH4D18-2R2    | 2.2                             | 1.32                            | 75                  | 5.0x5.0x2.0        | Shielded     |
| Murata       | LQH662N2R2M03   | 2.2                             | 3.30                            | 19                  | 6.3x6.3x4.7        | Shielded     |
| Murata       | LQH55DN2R2M03   | 2.2                             | 3.20                            | 29                  | 5.0x5.7x4.7        | Non-Shielded |
| Taiyo Yuden  | NR4018T2R2      | 2.2                             | 2.70                            | 60                  | 4.0x4.0x1.8        | Shielded     |
| Taiyo Yuden  | NR3015T2R2      | 2.2                             | 1.48                            | 60                  | 3.0x3.0x1.5        | Shielded     |
| Coiltronics  | SD3814-2R2      | 2.2                             | 1.90                            | 77                  | 3.8x3.8x1.4        | Shielded     |
| Coiltronics  | SD3114-2R2      | 2.2                             | 1.48                            | 86                  | 3.1x3.1x1.4        | Shielded     |
| Coiltronics  | SD3112-2R2      | 2.2                             | 1.12                            | 140                 | 3.1x3.1x1.2        | Shielded     |

**Table 4: Typical Surface Mount Inductors for Various Output Loads  
(select  $I_{PEAK} < I_{SAT}$ ).**

| Manufacturer | Part Number        | Type    | Value ( $\mu\text{F}$ ) | Voltage (V) | Temp. Co. | Footprint<br>LxWxH (mm) |
|--------------|--------------------|---------|-------------------------|-------------|-----------|-------------------------|
| Murata       | GRM188R60J475KE19D | Ceramic | 2.2                     | 6.3         | X5R       | 0603                    |
| Murata       | GRM188R61A225KE34D | Ceramic | 2.2                     | 10          | X5R       | 0603                    |
| Murata       | GRM188R61C225KA88  | Ceramic | 2.2                     | 16          | X5R       | 0805                    |
| Murata       | GRM21BR61E225KA12L | Ceramic | 2.2                     | 25          | X5R       | 0805                    |
| Murata       | GRM188R61E105KA12D | Ceramic | 1.0                     | 25          | X5R       | 0603                    |

**Table 5: Typical Surface Mount Capacitors for Various Output Loads.**

1. Results may vary depending on test method used and specific manufacturer.

### Ordering Information


| Package   | Marking <sup>1</sup> | Part Number (Tape and Reel) <sup>2</sup> |
|-----------|----------------------|--|
| TSOPJW-12 | SXXYY                | <b>AAT1232ITP-T1</b>                     |
| TDFN34-16 | SXXYY                | <b>AAT1232IRN-T1</b>                     |



All AnalogicTech products are offered in Pb-free packaging. The term “Pb-free” means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. For more information, please visit our website at <http://www.analogictech.com/aboutus/quality.php>.

### Package Information<sup>3</sup>

#### TSOPJW-12




All dimensions in millimeters.


1. XYY = assembly and date code.  
 2. Sample stock is generally held on part numbers listed in **BOLD**.  
 3. The leadless package family, which includes QFN, TQFN, DFN, TDFN and STDFN, has exposed copper (unplated) at the end of the lead terminals due to the manufacturing process. A solder fillet at the exposed copper edge cannot be guaranteed and is not required to ensure a proper bottom solder connection.




### TDFN34-16




Top View



Bottom View



Side View



Detail "A"

All dimensions in millimeters.

**Advanced Analogic Technologies, Inc.**  
 3230 Scott Boulevard, Santa Clara, CA 95054  
 Phone (408) 737-4600  
 Fax (408) 737-4611

© Advanced Analogic Technologies, Inc. AnalogicTech cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in an AnalogicTech product. No circuit patent licenses, copyrights, mask work rights, or other intellectual property rights are implied. AnalogicTech reserves the right to make changes to their products or specifications or to discontinue any product or service without notice. Except as provided in AnalogicTech's terms and conditions of sale, AnalogicTech assumes no liability whatsoever, and AnalogicTech disclaims any express or implied warranty relating to the sale and/or use of AnalogicTech products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. Testing and other quality control techniques are utilized to the extent AnalogicTech deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed. AnalogicTech and the AnalogicTech logo are trademarks of Advanced Analogic Technologies Incorporated. All other brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.