

Dual High Speed, Low Noise Op Amp

AD8022 Data Sheet

FEATURES

Low power amplifiers provide low noise and low distortion, ideal for xDSL modem receiver

Wide supply range: +5 V, ±2.5 V to ±12 V voltage supply

Low power consumption: 4.0 mA/Amp

Voltage feedback

Ease of Use

Lower total noise (insignificant input current noise contribution compared to current feedback amps)

Low noise and distortion

2.5 nV/√Hz voltage noise @ 100 kHz

1.2 pA/√Hz current noise

MTPR < -66 dBc (G = +7)

SFDR 110 dB @ 200 kHz

High speed

130 MHz bandwidth (-3 dB), G = +1

Settling time to 0.1%, 68 ns

50 V/μs slew rate

High output swing: ±10.1 V on ±12 V supply

Low offset voltage, 1.5 mV typical

APPLICATIONS

Receiver for ADSL, VDSL, HDSL, and proprietary xDSL systems Low noise instrumentation front end **Ultrasound preamps Active filters** 16-bit ADC buffers


GENERAL DESCRIPTIONS

The AD8022 consists of two low noise, high speed, voltage feedback amplifiers. Each amplifier consumes only 4.0 mA of quiescent current, yet has only 2.5 nV/ $\sqrt{\text{Hz}}$ of voltage noise. These dual amplifiers provide wideband, low distortion performance, with high output current optimized for stability when driving capacitive loads. Manufactured on ADI's high voltage generation of XFCB bipolar process, the AD8022 operates on a wide range of supply voltages. The AD8022 is available in both an 8-lead MSOP and an 8-lead SOIC. Fast over voltage recovery and wide bandwidth make the AD8022 ideal as the receive channel front end to an ADSL, VDSL, or proprietary xDSL transceiver design.

In an xDSL line interface circuit, the AD8022's op amps can be configured as the differential receiver from the line transformer or as independent active filters.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM






Figure 2. Current and Voltage Noise vs. Frequency

Data Sheet

AD8022

TABLE OF CONTENTS

Specifications	5
Absolute Maximum Ratings5	5
Maximum Power Dissipation	5
ESD Caution	5
Typical Performance Characteristics	5
Theory of Operation	2
Applications13	3
REVISION HISTORY	
8/11—Rev. B to Rev. C	
Changes to Figure 4014	4
Updated Outline Dimensions10	
Changes to Ordering Guide10	5
5/05—Rev. A to Rev. B	_
Changes to FormatUniversa	
Deleted Evaluation Boards Section	
Deleted Generating DMT Section	
Changes to Ordering Guide	
Updated Outline Dimensions 10)
9/02—Rev. 0 to Rev. A	
Changes to Features	
Changes to Applications	
Changes to Product Description	
Changes to Functional Block Diagram	
Changes to Figure 1	
Changes to Specifications Table	
Edits to TPCs 1, 2, 3, 6	
New TPCs 7, 8	
Edits to TPCs 16, 17, 18 Edits to TPC 19	
Edits to TPC 19	
Edits to Figure 31	
Edits to Figure 6	
Updated Outline Dimensions10	
<u> •</u>	

DMT Modulation and Multitone Power Ratio (MTPR) 13
Channel Capacity and SNR	13
Power Supply and Decoupling	13
Layout Considerations	15
Outline Dimensions	16
Ordering Guide	16

SPECIFICATIONS

At 25°C, V_S = ± 12 V, R_L = 500 Ω , G = +1, T_{MIN} = -40°C, T_{MAX} = +85°C, unless otherwise noted.

Table 1.

Parameter	Conditions	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE					
–3 dB Small Signal Bandwidth	V _{оит} = 50 mV p-p	110	130		MHz
Bandwidth for 0.1 dB Flatness	V _{OUT} = 50 mV p-p		25		MHz
Large Signal Bandwidth ¹	V _{OUT} = 4 V p-p		4		MHz
Slew Rate	$V_{OUT} = 2 V p-p, G = +2$	40	50		V/µs
Rise and Fall Time	$V_{OUT} = 2 V p-p, G = +2$		30		ns
Settling Time 0.1%	V _{OUT} = 2 V p-p		62		ns
Overdrive Recovery Time	$V_{OUT} = 150\%$ of max output voltage, $G = +2$		200		ns
NOISE/DISTORTION PERFORMANCE					
Distortion	V _{OUT} = 2 V p-p				
Second Harmonic	$f_C = 1 \text{ MHz}$		-95		dBc
Third Harmonic	$f_C = 1 MHz$		-100		dBc
Multitone Input Power Ratio ²	G = +7 differential				
	26 kHz to 132 kHz		-67.2		dBc
	144 kHz to 1.1 MHz		-66		dBc
Voltage Noise (RTI)	f = 100 kHz		2.5		nV/√Hz
Input Current Noise	f = 100 kHz		1.2		pA/√Hz
DC PERFORMANCE					
Input Offset Voltage			-1.5	±6	mV
	T _{MIN} to T _{MAX}			±7.25	mV
Input Offset Current			±120		nA
Input Bias Current			2.5	5.0	μΑ
·	T _{MIN} to T _{MAX}			±7.5	μA
Open-Loop Gain			72		dB
INPUT CHARACTERISTICS					
Input Resistance (Differential)			20		kΩ
Input Capacitance			0.7		pF
Input Common-Mode Voltage Range			-11.25 to +11.75		V
Common-Mode Rejection Ratio	$V_{CM} = \pm 3 \text{ V}$		98		dB
OUTPUT CHARACTERISTICS					
Output Voltage Swing	$R_L = 500 \Omega$		±10.1		V
	$R_L = 2 k\Omega$		±10.6		V
Linear Output Current	$G = +1$, $R_L = 150 \Omega$, dc error = 1%		±55		mA
Short-Circuit Output Current			100		mA
Capacitive Load Drive	$R_S = 0 \Omega$, <3 dB of peaking		75		pF
POWER SUPPLY					
Operating Range		+4.5		±13.0	V
Quiescent Current			4.0	5.5	mA/Amp
	T _{MIN} to T _{MAX}			6.1	mA/Amp
Power Supply Rejection Ratio	$V_S = \pm 5V$ to ± 12 V		80		dB
OPERATING TEMPERATURE RANGE		-40		+85	°C

 $^{^1}$ FPBW = Slew Rate/(2 π V_{PEAK}). 2 Multitone testing performed with 800 mV rms across a 500 Ω load at Point A and Point B on the circuit of Figure 23.

At 25°C, V_S = ± 2.5 V, R_L = 500 Ω , G = +1, T_{MIN} = -40°C, T_{MAX} = +85°C, unless otherwise noted.

Table 2.

Parameter	Conditions	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE					
-3 dB Small Signal Bandwidth	$V_{OUT} = 50 \text{ mV p-p}$	100	120		MHz
Bandwidth for 0.1 dB Flatness	$V_{OUT} = 50 \text{ mV p-p}$		22		MHz
Large Signal Bandwidth ¹	$V_{OUT} = 3 V p-p$		4		MHz
Slew Rate	$V_{OUT} = 2 V p-p, G = +2$	30	42		V/µs
Rise and Fall Time	$V_{OUT} = 2 V p-p, G = +2$		40		ns
Settling Time 0.1%	$V_{OUT} = 2 V p-p$		75		ns
Overdrive Recovery Time	$V_{OUT} = 150\%$ of max output voltage, $G = +2$		225		ns
NOISE/DISTORTION PERFORMANCE					
Distortion	V _{оит} = 2 V p-p				
Second Harmonic	$f_C = 1 \text{ MHz}$		−77.5		dBc
Third Harmonic	$f_c = 1 \text{ MHz}$		-94		dBc
Multitone Input Power Ratio ²	$G = +7$ differential, $V_S = \pm 6$ V				
	26 kHz to 132 kHz		-69		dBc
	144 kHz to 1.1 MHz		-66.7		dBc
Voltage Noise (RTI)	f = 100 kHz		2.3		nV/√Hz
Input Current Noise	f = 100 kHz		1		pA/√Hz
DC PERFORMANCE			·		P 4 1 1
Input Offset Voltage			-0.8	±5.0	mV
input onset voltage	T _{MIN} to T _{MAX}		0.0	±6.25	mV
Input Offset Current	TIVIIN CO TIVIAX		±65	±0.23	nA
Input Bias Current			2.0	5.0	μΑ
input bias current	T _{MIN} to T _{MAX}		2.0	7.5	μΑ
Open-Loop Gain	I MIN CO I MAX		64	7.5	dB
INPUT CHARACTERISTICS			04		ub
Input Resistance (Differential)			20		kΩ
Input Resistance (Differential)			0.7		pF
Input Capacitance Input Common-Mode Voltage Range			-1.83 to +2.0		V
Common-Mode Rejection Ratio	V -+25VV -+50V		-1.83 to +2.0 98		dB
OUTPUT CHARACTERISTICS	$V_{CM} = \pm 2.5 \text{ V}, V_S = \pm 5.0 \text{ V}$		90		UB
	D 500 O		1 20 + 1 40		.,
Output Voltage Swing	$R_{L} = 500 \Omega$		-1.38 to +1.48		V A
Linear Output Current	$G = +1$, $R_L = 100 \Omega$, dc error = 1%		±32		mA •
Short-Circuit Output Current			80		mA -
Capacitive Load Drive	$R_S = 0 \Omega$, <3 dB of peaking		75		pF
POWER SUPPLY					
Operating Range		+4.5		±13.0	V
Quiescent Current			3.5	4.25	mA/Amp
	T _{MIN} to T _{MAX}			4.4	mA/Amp
Power Supply Rejection Ratio	$\Delta V_S = \pm 1 \text{ V}$		86		dB
OPERATING TEMPERATURE RANGE		-40		+85	°C

 $^{^1}$ FPBW = Slew Rate/(2 π V_{PEAK}). 2 Multitone testing performed with 800 mV rms across a 500 Ω load at Point A and Point B on the circuit of Figure 23.

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage (+V _S to −V _S)	26.4 V
Internal Power Dissipation ¹	
8-Lead SOIC (R)	1.6 W
8-Lead MSOP (RM)	1.2 W
Input Voltage (Common Mode)	± V s
Differential Input Voltage	±0.8 V
Output Short-Circuit Duration	Observe Power Derating Curves
Storage Temperature Range	−65°C to +125°C
Operating Temperature Range (A Grade)	−40°C to +85°C
Lead Temperature Range (Soldering 10 sec)	300°C

¹ Specification is for the device in free air: 8-Lead SOIC: $\theta_{JA} = 160^{\circ}\text{C/W}$. 8-Lead MSOP: $\theta_{JA} = 200^{\circ}\text{C/W}$.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD8022 is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately 150°C. Temporarily exceeding this limit may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of 175°C for an extended period can result in device failure.

While the AD8022 is internally short-circuit protected, this may not be sufficient to guarantee that the maximum junction temperature (150°C) is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the maximum power derating curves.




Figure 3. Maximum Power Dissipation vs. Temperature

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Frequency Response vs. R_F , $G = \pm 12 V$, $V_{IN} = 63 \text{ mV p-p}$




Figure 5. Fine-Scale Gain Flatness vs. Frequency, G = +2




Figure 6. Fine-Scale Gain Flatness vs. Frequency, G = +1




Figure 7. Frequency Response vs. Signal Level, $V_S = \pm 12 \text{ V}$, $G = \pm 1$




Figure 8. Frequency Response vs. Capacitive Load; $C_L = 0$ pF and 50 pF; $R_S = 0$ Ω




Figure 9. Bandwidth vs. Supply, $R_L = 500 \Omega$, $V_{IN} = 200 \text{ mV } p\text{-}p$




Figure 10. Open-Loop Gain vs. Frequency




Figure 11. Open-Loop Phase vs. Frequency




Figure 12. Noninverting Small Signal Pulse Response, $R_L = 500 \, \Omega$, $V_S = \pm 12 \, V$, G = +1, $R_F = 0 \, \Omega$




Figure 13. Noninverting Small Signal Pulse Response, $R_L = 500~\Omega$, $V_S = \pm 2.5~V$, G = +1, $R_F = 0~\Omega$




Figure 14. Noninverting Large Signal Pulse Response, $R_L = 500 \, \Omega$, $V_S = \pm 12 \, V$, G = +1, $R_F = 0 \, \Omega$




Figure 15. Noninverting Large Signal Pulse Response, $R_L = 500 \Omega$, $V_S = \pm 2.5 V$, G = +1, $R_F = 0 \Omega$




Figure 16. Settling Time to 0.1%, $V_S = \pm 12 \text{ V}$, Step Size = 2 V p-p, G = +2, $R_L = 500 \Omega$




Figure 17. Settling Time to 0.1%, $V_S = \pm 2.5$ V, Step Size = 2 V p-p, G = +2, $R_L = 500 \, \Omega$




Figure 18. Slew Rate vs. Supply Voltage, G = +2




Figure 19. Distortion vs. Frequency, $V_S=\pm 12$ V, $R_L=500$ Ω , $R_F=0$ Ω , $V_{OUT}=2$ V p-p, G=+1




Figure 20. Distortion vs. Frequency, $V_S = \pm 2.5 \text{ V}$, $R_L = 500 \Omega$, $R_F = 0 \Omega$, $V_{OUT} = 2 \text{ V p-p, } G = +1$




Figure 21. Distortion vs. Output Voltage, $V_S = \pm 12$ V, G = +2, f = 1 MHz, $R_L = 500 \Omega$, $R_F = 715 \Omega$




Figure 22. Distortion vs. Output Voltage, $V_S = \pm 2.5 \text{ V}$, G = +1, f = 1 MHz, $R_L = 500 \Omega$, $R_F = 0 \Omega$




Figure 23. Multitone Power Ratio Test Circuit




Figure 24. Multitone Power Ratio: $V_S = \pm 12$ V, $R_L = 500$ Ω , Full Rate ADSL (DMT), Downstream




Figure 25. Multitone Power Ratio: $V_S = \pm 12$ V, $R_L = 500$ Ω , Full Rate ADSL (DMT), Upstream




Figure 26. Multitone Power Ratio: $V_S = \pm 6 V$, $R_L = 500 \Omega$, Full Rate ADSL (DMT), Downstream




Figure 27. Multitone Power Ratio: $V_S = \pm 6$ V, $R_L = 500$ Ω , Full Rate ADSL (DMT), Upstream

10dB/DIV (dBc)




Figure 28. Voltage Offset vs. Temperature




Figure 29. Bias Current vs. Temperature




Figure 30. Voltage Offset vs. Input Common-Mode Voltage




Figure 31. CMRR vs. Frequency




Figure 32. Total Supply Current vs. Temperature




Figure 33. Power Supply Rejection vs. Frequency $V_S = \pm 12 \text{ V}$




Figure 34. Power Supply Rejection vs. Frequency $V_S = \pm 2.5 V$




Figure 35. Output-to-Output Crosstalk vs. Frequency, $V_S = \pm 12 V$




Figure 36. Output-to-Output Crosstalk vs. Frequency, $V_S = \pm 2.5 \text{ V}$




Figure 37. Output Impedance vs. Frequency, $V_S = \pm 12 \text{ V}$

THEORY OF OPERATION

The AD8022 is a voltage-feedback op amp designed especially for ADSL or other applications requiring very low voltage and current noise along with low supply current, low distortion, and ease of use.

The AD8022 is fabricated on Analog Devices' proprietary eXtra-Fast Complementary Bipolar (XFCB) process, which enables the construction of PNP and NPN transistors with similar fTs in the 4 GHz region. The process is dielectrically isolated to eliminate the parasitic and latch-up problems caused by junction isolation. These features enable the construction of high frequency, low distortion amplifiers with low supply currents.




Figure 38. Simplified Schematic

As shown in Figure 38, the AD8022 input stage consists of an NPN differential pair in which each transistor operates a 300 μA collector current. This gives the input devices a high transconductance and therefore gives the AD8022 a low input noise of 2.5 nV/ $\!\!\!\sqrt{}\!\!\!$ Hz @ 100 kHz. The input stage drives a folded cascode that consists of a pair of PNP transistors. These PNPs then drive a current mirror that provides a differential input to single-ended output conversion. The output stage provides a high current gain of 10,000 so that the AD8022 can maintain a high dc open-loop gain, even into low load impedances.

APPLICATIONS

The low noise AD8022 dual xDSL receiver amplifier is specifically designed for the dual differential receiver amplifier function within xDSL transceiver hybrids, as well as other low noise amplifier applications. The AD8022 can be used in receiving modulated signals including discrete multitone (DMT) on either end of the subscriber loop. Communication systems designers can be challenged when designing an xDSL modem transceiver hybrid capable of receiving the smallest signals embedded in noise that inherently exists on twisted-pair phone lines. Noise sources include near-end crosstalk (NEXT), far-end crosstalk (FEXT), background, and impulse noise, all of which are fed, to some degree, into the receiver front end. Based on a Bellcore noise survey, the background noise level for typical twisted-pair telephone loops is $-140 \text{ dBm/}\sqrt{\text{Hz}}$ or 31 nV/ $\sqrt{\text{Hz}}$. It is therefore important to minimize the noise added by the receiver amplifiers to preserve as much signal-tonoise ratio (SNR) as possible. With careful transceiver hybrid design, using the AD8022 dual, low noise, receiver amplifier to maintain power density levels lower than $-140 \text{ dBm/}\sqrt{\text{Hz}}$ in ADSL modems is easily achieved.

DMT MODULATION AND MULTITONE POWER RATIO (MTPR)

ADSL systems rely on discrete multitone DMT modulation to carry digital data over phone lines. DMT modulation appears in the frequency domain as power contained in several individual frequency subbands, sometimes referred to as tones or bins, each of which is uniformly separated in frequency. (See Figure 24 to Figure 27 for MTPR results while the AD8022 receives DMT driving 800 mV rms across a 500 Ω differential load.) A uniquely encoded quadrature amplitude modulation (QAM) signal occurs at the center frequency of each subband or tone. Difficulties exist when decoding these subbands if a QAM signal from one subband is corrupted by the QAM signal(s) from other subbands, regardless of whether the corruption comes from an adjacent subband or harmonics of other subbands. Conventional methods of expressing the output signal integrity of line receivers, such as spurious-free dynamic range (SFDR), single tone harmonic distortion (THD), twotone intermodulation distortion (IMD), and third-order intercept (IP3), become significantly less meaningful when amplifiers are required to process DMT and other heavily modulated waveforms. A typical xDSL downstream DMT signal can contain as many as 256 carriers (subbands or tones) of QAM signals. MTPR is the relative difference between the measured power in a typical subband (at one tone or carrier) vs. the power at another subband specifically selected to contain no QAM data.

In other words, a selected subband (or tone) remains open or void of intentional power (without a QAM signal) yielding an empty frequency bin. MTPR, sometimes referred to as the empty bin test, is typically expressed in dBc, similar to expressing the relative difference between single tone fundamentals and second or third harmonic distortion components. Measurements of MTPR are typically made at the output of the receiver directly across the differential load. Other components aside, the receiver function of an ADSL transceiver hybrid is affected by the turns ratio of the selected transformers within the hybrid design. Since a transformer reflects the secondary voltage back to the primary side by the inverse of the turns ratio, 1/N, increasing the turns ratio on the secondary side reduces the voltage across the primary side inputs of the differential receiver. Increasing the turns ratio of the transformers can inadvertently cause a reduction of the SNR by reducing the received signal strength.

CHANNEL CAPACITY AND SNR

The efficiency of an ADSL system in delivering the digital data embedded in the DMT signals can be compromised when the noise power of the transmission system increases. Figure 39 shows the relationship between SNR and the relative maximum number of bits per tone or subband while maintaining a bit error rate at 10^{-7} errors per second.




Figure 39. ADSL DMT SNR vs. Bits/Tone

POWER SUPPLY AND DECOUPLING

The AD8022 should be powered with a good quality (that is, low noise) dual supply of ± 12 V for the best overall performance. The AD8022 circuit also functions at voltages lower than ± 12 V. Careful attention must be paid to decoupling the power supply pins. A pair of 10 μF capacitors located in near proximity to the AD8022 is required to provide good decoupling for lower frequency signals. In addition, 0.1 μF decoupling capacitors should be located as close to each of the power supply pins as is physically possible.

01023-040




Figure 40. DMT Signal Generator Schematic




Figure 41. Differential Input Sallen-Key Filter Using AD8022 on Single Supply, +12 V





Figure 42. Frequency Response of Sallen-Key Filter

LAYOUT CONSIDERATIONS

As is the case with all high speed amplifiers, careful attention to printed circuit board layout details prevent associated board parasitics from becoming problematic. Proper RF design technique is mandatory. The PCB should have a ground plane covering all unused portions of the component side of the board to provide a low impedance return path. Removing the ground plane from the area near the input signal lines reduces stray capacitance. Chip capacitors should be used for supply bypassing. One end of the capacitor should be connected to the ground plane, and the other should be connected no more than 1/8 inch away from each supply pin. An additional large $(0.47 \mu F \text{ to } 10 \mu F)$ tantalum capacitor should be connected in parallel, although not necessarily as close, in order to supply current for fast, large signal changes at the AD8022 output. Signal lines connecting the feedback and gain resistors should be as short as possible, minimizing the inductance and stray capacitance associated with these traces. Locate termination resistors and loads as close as possible to the input(s) and output, respectively. Adhere to stripline design techniques for long signal traces (greater than about 1 inch). Following these generic guidelines improves the performance of the AD8022 in all applications.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 43. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8)—Dimensions shown in millimeters and (inches)




Figure 44. 8-Lead Mini Small Outline Package [MSOP] (RM-8)—Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD8022AR	-40°C to +85°C	8-Lead SOIC_N	R-8
AD8022ARZ	-40°C to +85°C	8-Lead SOIC_N	R-8
AD8022ARZ-REEL	-40°C to +85°C	8-Lead SOIC_N	R-8
AD8022ARZ-REEL7	-40°C to +85°C	8-Lead SOIC_N	R-8
AD8022ARMZ	-40°C to +85°C	8-Lead MSOP	RM-8
AD8022ARMZ-REEL	-40°C to +85°C	8-Lead MSOP	RM-8
AD8022ARMZ-REEL7	-40°C to +85°C	8-Lead MSOP	RM-8
AD8022ARM-EBZ		Evaluation Board	
AD8022AR-EBZ		Evaluation Board	

¹ Z = RoHS Compliant Part.

www.analog.com