LM3370 Dual Synchronous Step-Down DC-DC Converter with Dynamic Voltage

Scaling Function



Literature Number: SNVS406M



# Dual Synchronous Step-Down DC-DC Converter with Dynamic Voltage Scaling Function

## **General Description**

The LM3370 is a dual step-down DC-DC converter optimized for powering ultra-low voltage circuits from a single Li-lon battery and input rail ranging from 2.7V to 5.5V. It provides two outputs with 600 mA load per channel. The output voltage range varies from 1V to 3.3V and can be dynamically controlled using the I<sup>2</sup>C-compatible interface. This dynamic voltage scaling function allows processors to achieve maximum performance at the lowest power level. The I<sup>2</sup>C-compatible interface can also be used to control auto PFM-PWM/PWM mode selection and other performance enhancing features.

The LM3370 offers superior features and performance for portable systems with complex power management requirements. Automatic intelligent switching between PWM low-noise and PFM low-current mode offers improved system efficiency. Internal synchronous rectification enhances the converter efficiency without the use of further external devices.

There is a power-on-reset function that monitors the level of the output voltage to avoid unexpected power losses. The independent enable pin for each output allows for simple and effective power sequencing.

LM3370 is available in a 4 mm by 5 mm 16-lead non-pullback LLP and a 20-bump micro SMD, 3.0 mm x 2.0 mm x 0.6 mm, package. A high switching frequency—2 MHz (typ)—allows use of tiny surface-mount components including a 2.2  $\mu$ H inductor.

Default fixed voltages for the 2 output voltages combination can be customized to fit system requirements by contacting National Semiconductor Corporation.

## Features

- I<sup>2</sup>C-compatible interface
  - V<sub>OUT1</sub> = 1V to 2V in 50 mV steps
  - V<sub>OUT2</sub> = 1.8V to 3.3V in 100 mV steps
  - Automatic PFM/PWM mode switching & Forced PWM mode for low noise operation


August 25, 2011

- Spread Spectrum capability using I<sup>2</sup>C
- 600 mA load per channel
- 2 MHz PWM fixed switching frequency (typ.)
- The Bucks operate 180° out-of-phase timing offset for noise and input surge current abatement
- Internal synchronous rectification for high efficiency
- Internal soft start
- Power-on-reset function for both outputs
- 2.7V ≤ V<sub>IN</sub> ≤ 5.5V
- Operates from a single Li-Ion cell or 3 cell NiMH/NiCd batteries and 3.3V/5.5V fixed rails
- 2.2 µH Inductor, 4.7 µF Input and 10 µF Output Capacitor per channel
- 16-lead LLP Package (4 mm x 5 mm x 0.8 mm)
- 20-bump micro SMD Package (3.0 mm x 2.0 mm x 0.6 mm)


## **Applications**

- Baseband Processors
- Application Processors (Video, Audio)
- I/O Power
- FPGA Power and CPLD

## **Typical Performance Curve**





## **Typical Application Circuit**



20167301

## **Functional Block Diagram**






- The physical placement of the package marking will vary from part to part.
- Date Code UZXYTT format. 'U' Wafer fab code; 'Z' assembly site code; 'XY' 2 digit date code; 'TT' die run code
- See National Web site for more info http://www.national.com/quality/marking\_conventions.html

## **Pin Descriptions (LLP)**

Pin #	Name	Description
1	V <sub>IN2</sub>	Power supply voltage input to PFET and NFET switches for Buck 2
2	SW2	Buck 2 Switch Pin
3	PGND2	Buck 2 Power Ground
4	V <sub>DD</sub>	Signal supply voltage input, $V_{DD}$ must be equal or greater of the two inputs ( $V_{IN1} \& V_{IN2}$ )
5	SGND	Signal GND
6	PGND1	Buck 1 Power Ground
7	SW1	Buck 1 Switch Pin
8	V <sub>IN1</sub>	Power supply voltage input to PFET and NFET switches for Buck 1
9	FB1	Analog Feedback Input for Buck 1
10	SDA	I <sup>2</sup> C-Compatible Data, a 2 k $\Omega$ pull up resistor is required
11	SCL	I <sup>2</sup> C-Compatible Clock, a 2 k $\Omega$ pull up resistor is required
12	nPOR1	Power ON Reset for Buck 1, Open drain output Low when Buck 1 output is 92% of targe output. A 100 k $\Omega$ pull up resistor is required
13	nPOR2	Power ON Reset for Buck 2, Open drain output Low when Buck 2 output is 92% of targe output. A 100 k $\Omega$ pull up resistor is required
14	EN1	Buck 1 Enable
15	EN2	Buck 2 Enable
16	FB2	Analog feedback for Buck 2

LM3370

## **Micro SMD Connection Diagram and Package Marking Information**



## **Pin Descriptions (micro SMD)**

Pin #	Name	Description
A1	SW1	Buck 1 Switch Pin
A2	V <sub>IN1</sub>	Power supply voltage input to PFET and NFET switches for Buck 1
A3	SGND	Signal GND
A4	FB1	Analog Feedback Input for Buck 1
B1	PGND1	Buck 1 Power Ground
B2	PGND1_S	Buck 1 Power Ground Sense
B3	SDA	I <sup>2</sup> C-Compatible Data, a 2 k $\Omega$ pullup resistor is required
B4	SCL	I <sup>2</sup> C-Compatible Clock, a 2 k $\Omega$ pullup resistor is required
C1	V <sub>DD</sub>	Signal supply voltage input, $V_{DD}$ must be equal or greater of the two inputs ( $V_{IN1} \& V_{IN2}$ )
C2	SGND	Signal GND
C3	nPOR1	Power ON Reset for Buck 1, Open drain output Low when Buck 1 output is 92% of targe
03	lifOni	output. A 100 k $\Omega$ pullup resistor is required
C4	nPOR2	Power ON Reset for Buck 2, Open drain output Low when Buck 2 output is 92% of targe
04	IIF ON2	output. A 100 k $\Omega$ pullup resistor is required
D1	PGND2	Buck 2 Power Ground
D2	PGND2_S	Buck 2 Power Ground Sense
D3	EN2	Buck 2 Enable
D4	EN1	Buck 1 Enable
E1	SW2	Buck 2 Switch Pin
E2	V <sub>IN2</sub>	Power supply voltage input to PFET and NFET switches for Buck 2
E3	SGND	Signal GND
E4	FB2	Analog feedback for Buck 2

## I<sup>2</sup>C Controlled Features

Features	Parameter	Comments
Output Voltage	V <sub>OUT1</sub> & V <sub>OUT2</sub>	Output voltage is controlled via I <sup>2</sup> C-compatible
Modes	Buck 1 & Buck 2	Mode can be controlled via I <sup>2</sup> C compatible by either forcing device
		in Auto mode or forced PWM mode
Spread Spectrum	Buck 1 & Buck 2	Spread Spectrum capability via I <sup>2</sup> C-compatible for noise reduction

## **Ordering Information**

## (LLP)

Order Number	Voltage Option	Package Marking	Supplied As
LM3370SD-3013	1.2V & 2.5V	S0003UB	1000 units, Tape-and-Reel
LM3370SDX-3013	1.2 ν α 2.5 ν	S0003UB	4500 units, Tape and Reel
LM3370SD-3021	1.01/ 8.0.01/	S0003TB	1000 units, Tape-and-Reel
LM3370SDX-3021	- 1.2V & 3.3V	S0003TB	4500 units, Tape-and-Reel
LM3370SD-3416	1.4V & 2.8V	S0003VB	1000 units, Tape-and-Reel
LM3370SDX-3416	1.4V & 2.8V	S0003VB	4500 units, Tape-and-Reel
LM3370SD-3621	1.5V & 3.3V	S0004AB	1000 units, Tape-and-Reel
LM3370SDX-3621	1.5V & 3.5V	S0004AB	4500 units, Tape-and-Reel
LM3370SD-3806		S0003XB	1000 units, Tape-and-Reel
LM3370SDX-3806	- 1.6V & 1.8V	S0003XB	4500 units, Tape-and-Reel
LM3370SD-4221	1.8V & 3.3V	S0003YB	1000 units, Tape-and-Reel
LM3370SDX-4221	1.0V & 3.3V	S0003YB	4500 units, Tape-and-Reel

## (micro SMD)

Order Number	Voltage Option	Package Marking	Supplied As
LM3370TL-2613 NOPB	1.0V & 2.5V	SD1B	250 units, Tape-and-Reel
LM3370TLX-2613 NOPB	1.00 & 2.50	SD1B	3000 units, Tape-and-Reel
LM3370TL-3607 NOPB	1.5V & 1.9V	SPSB	250 units, Tape-and-Reel
LM3370TLX-3607 NOPB	1.5V & 1.9V	SPSB	3000 units, Tape-and-Reel
LM3370TL-3008 NOPB	1.2V & 2.0V	SPTB	250 units, Tape-and-Reel
LM3370TLX-3008 NOPB	1.2 V α 2.0 V	SPTB	3000 units, Tape-and-Reel
LM3370TL-3006 NOPB	1.2V & 1.8V	SPUB	250 units, Tape-and-Reel
LM3370TLX-3006 NOPB	1.2 V α 1.0 V	SPUB	3000 units, Tape-and-Reel
LM3370TL-3806 NOPB	1.6V & 1.8V	SPVB	250 units, Tape-and-Reel
LM3370TLX-3806 NOPB	1.0να 1.0ν	SPVB	3000 units, Tape-and-Reel
LM3370TL-3206 NOPB	1.3V & 1.8V	SPXB	250 units, Tape-and-Reel
LM3370TLX-3206 NOPB	1.3V ά 1.8V	SPXB	3000 units, Tape-and-Reel
LM3370TL-3022 NOPB	1.2V & 1.85V	STHB	250 units, Tape-and-Reel
LM3370TLX-3022 NOPB	1.∠V & 1.85V	STHB	3000 units, Tape-and-Reel

Note the LM3370TL-3607 has the following default output voltages where  $V_{OUT1} = 1.5V \& V_{OUT2} = 1.9V$ 

## Absolute Maximum Ratings (Note 1, Note

## <u>2</u>)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

V <sub>IN1</sub> , V <sub>IN2</sub> VDD to PGND &	
SGND	–0.2V to 6V
PGND to SGND	-0.2V to +0.2V
SDA, SCL, EN, EN2, nPOR1, nPOR2, SW1, SW2, FB1 & FB2	(GND - 0.2) to (V <sub>IN</sub> + 0.2V)
Maximum Continuous Power	
Dissipation (P <sub>D_MAX</sub> ) ( <i>Note 3</i> )	Internally Limited
Junction Temperature (T <sub>J-MAX</sub> )	125°C
Storage Temperature Range	-65°C to +150°C
Maximum Lead Temperature	
(Soldering)	(Note 4)

## ESD Ratings (Note 5) All Pins

2 kV HBM 200V MM

## Operating Ratings (Note 1, Note 2)

Input Voltage Range (( <i>Note 10</i> ))	2.7V to 5.5V
Recommended Load Current Per	0 mA to 600 mA
Channel	
Junction Temperature (T <sub>J</sub> ) Range	-30°C to +125°C
Ambient Temperature (T <sub>A</sub> ) Range ( <i>Note</i>	–30°C to +85°C
6)	

## Thermal Properties (Note 7)

Junction-to-Ambient Thermal Resistance	
θ <sub>JA</sub> (LLP-16)	26°C/W
θ <sub>JA</sub> (20-Bump micro SMD)	50°C/W

**Electrical Characteristics** (*Note 2, Note 8, Note 10*) Typical limits appearing in normal type apply for  $T_J = 25^{\circ}$  C. Limits appearing in boldface type apply over the entire junction temperature range ( $T_A = T_J = -30^{\circ}$ C to  $+85^{\circ}$ C). Unless otherwise noted,  $V_{IN1} = V_{IN2} = 3.6V$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>FB</sub>	Feedback Voltage	(Note 11)	-3.5		+3.5	%
V <sub>OUT</sub>	Line Regulation	$2.7V \le V_{\rm IN} \le 5.5V$		0.031		%/V
		$I_0 = 10 \text{ mA}, V_{OUT} = 1.8 \text{V}$				
	Load Regulation	$100 \text{ mA} \le I_{\Omega} \le 600 \text{ mA}$		0.0013		%/mA
		V <sub>IN</sub> = 3.6V, V <sub>OUT</sub> = 1.8V				
I <sub>Q</sub> PFM	Quiescent Current "On"	PFM Mode, Both Bucks ON		34		μA
I <sub>Q</sub> SD	Quiescent Current "Off"	EN1 = EN2 = 0V		0.2	3	μA
I <sub>LIM</sub>	Peak Switching Current Limit	V <sub>IN</sub> = 3.6V	850	1200	1400	mA
R <sub>DS_ON</sub>	PFET	V <sub>IN</sub> = 3.6V, I <sub>SW</sub> = 200 mA		390	500	
(LLP)	NFET	V <sub>IN</sub> = 3.6V, I <sub>SW</sub> = 200 mA		240	350	mΩ
R <sub>DS_ON</sub>	PFET	V <sub>IN</sub> = 3.6V, I <sub>SW</sub> = 200 mA		350	400	
(micro SMD)	NFET	V <sub>IN</sub> = 3.6V, I <sub>SW</sub> = 200 mA		170	210	mΩ
F <sub>osc</sub>	Internal Oscillator Frequency		1.5	2.0	2.4	MHz
I <sub>EN</sub>	Enable (EN) Input Current			0.01	1	μA
V <sub>IL</sub>	Enable Logic Low				0.4	V
V <sub>IH</sub>	Enable Logic High		1.0			V
POWER ON	RESET THRESHOLD/FUNCTIO	N (POR)				
nPOR1 &	nPOR1 = Power ON Reset	50 mS (default)				
nPOR2	for Buck 1			50		mS
Delay Time	nPOR2 = Power ON Reset	Can be pre-trimmd to 50 uS, 100				
	for Buck 2	mS & 200 mS				
POR	Percentage of Target V <sub>OUT</sub>	V <sub>OUT</sub> Rising		94		
Threshold		V <sub>OUT</sub> Falling, 85% (default), Can be pre-trimmed to 70% or 94%		85		%

Note 1: Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: All voltages are with respect to the potential at the GND pin.

**Note 3:** Internal thermal shutdown circuitry protects the device from permanent damage. The thermal shutdown engages at  $T_J = 150^{\circ}C$  (typ.) and disengages at  $T_J = 140^{\circ}C$ (typ.).

Note 4: For detailed soldering specifications and information, please refer to National Semiconductor Application Note 1187: Leadless Leadframe Package (LLP) (AN-1187).

Note 5: The Human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. (MIL-STD-883 3015.7) The machine model is a 200 pF capacitor discharged directly into each pin. (EAIJ)

**Note 6:** In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature ( $T_{A-MAX}$ ) is dependent on the maximum operating junction temperature ( $T_{J-MAX-OP} = 125^{\circ}C$ ), the maximum power dissipation of the device in the application ( $P_{D-MAX}$ ), and the junction-to-ambient thermal resistance of the part/package in the application ( $\theta_{JA}$ ), as given by the following equation:  $T_{A-MAX} = T_{J-MAX-OP} - (\theta_{JA} \times P_{D-MAX})$ .

Note 7: Junction-to-ambient thermal resistance ( $\theta_{JA}$ ) is taken from a thermal modeling result, performed under the conditions and guidelines set forth in the JEDEC standard JESD51-7. The test board is a 4-layer FR-4 board measuring 102 mm x 76 mm x 1.6 mm with a 2 x 1 array of thermal vias. Thickness of copper layers are 2/1/1/2oz.

Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.

The value of  $\theta_{JA}$  of this product can vary significantly, depending on PCB material, layout, and environmental conditions. In applications where high maximum power dissipation exists (high  $V_{IN}$ , high  $I_{OUT}$ ), special care must be paid to thermal dissipation issues. For more information on these topics, please refer to *Application Note 1187: Leadless Leadframe Package (LLP)* and the *Power Efficiency and Power Dissipation* section of this datasheet.

Note 8: Min. and Max are guaranteed by design, test and/or statistical analysis. All electrical characteristics having room-temperature limits are tested during production with T<sub>J</sub> = 25°C. All hot and cold limits are guaranteed by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

Note 9: Guaranteed by design.

**Note 10:** Input voltage range for all voltage options is 2.7V to 5.5V. The voltage range recommended for the specified output voltages:  $V_{IN} = 2.7V$  to 5.5V for  $1V \le V_{OUT} \le 1.7V$  and for  $V_{OUT} = 1.8V$  or greater,  $V_{IN} = V_{OUT} + 1V$  or


 $V_{IN,MIN} = I_{LOAD} * (R_{DSON PFET} + R_{DCR INDUCTOR}) + V_{OUT}$ 


Note 11: Test condition: for  $V_{OUT}$  less than 2.5V,  $V_{IN}$  = 3.6V; for  $V_{OUT}$  greater than or equal to 2.5V,  $V_{IN}$  =  $V_{OUT}$  + 1V.


## **Dissipation Rating Table**

θ <sub>JA</sub>	T <sub>A</sub> = 60°C Power Rating	T <sub>A</sub> = 85°C Power Rating
26°C/W (4-Layer Board) LLP-16		1538 mW
50°C/W (4-Layer Board) 20-bump micro SMD	1300 mW	800 mW


**Typical Performance Characteristics** LM3370SD/TL, Circuit of Typical Application Circuit (page 1),  $V_{IN} = 3.6V$ ,  $V_{OUT1} = 1.5V \& V_{OUT2} = 2.5V$ , L = 2.2 µH (NR3015T2R2M),  $C_{IN} = 4.7 \mu F$  (0805) and  $C_{OUT} = 10 \mu F$  (0805) &  $T_A = 25^{\circ}$  C, unless otherwise noted.










20167349












www.national.com







## **Operation Description**

#### **DEVICE INFORMATION**

The LM3370, a dual high efficiency step-down DC-DC converter, delivers regulated voltages from input rails between 2.7V to 5.5V. Using voltage mode architecture with synchronous rectification, the LM3370 has the ability to deliver up to 600 mA per channel. The performance is optimized for systems where efficiency and space are critical.

There are three modes of operation depending on the current required: PWM, PFM, and shutdown. PWM mode handles loads of approximately 70 mA or higher with 90% efficiency or better. Lighter loads cause the device to automatically switch into PFM mode to maintain high efficiency with low supply current ( $I_{\Omega} = 20 \ \mu A$  typ.) per channel.

The LM3370 can operate up to a 100% duty cycle (PFET switch always on) for low drop out control of the output voltage. In this way the output voltage will be controlled down to the lowest possible input voltage.

Additional features include soft-start, under-voltage lock-out, current overload protection, and thermal overload protection.

#### **CIRCUIT OPERATION**

During the first portion of each switching cycle, the control block in the LM3370 turns on the internal PFET switch. This allows current to flow from the input through the inductor to the output filter capacitor and load. The inductor limits the current to a ramp with a slope of

by storing energy in a magnetic field. During the second portion of each cycle, the controller turns the PFET switch off, blocking current flow from the input, and then turns the NFET synchronous rectifier on. The inductor draws current from ground through the NFET to the output filter capacitor and load, which ramps the inductor current down with a slope of

The output filter stores charge when the inductor current is high, and releases it when low, smoothing the voltage across the load.

#### **PWM OPERATION**

During PWM operation the converter operates as a voltagemode controller with input voltage feed forward. This allows the converter to achieve excellent load and line regulation. The DC gain of the power stage is proportional to the input voltage. To eliminate this dependence, feed forward inversely proportional to the input voltage is introduced.

#### INTERNAL SYNCHRONOUS RECTIFICATION

While in PWM mode, the LM3370 uses an internal NFET as a synchronous rectifier to reduce rectifier forward voltage drop and associated power loss. Synchronous rectification provides a significant improvement in efficiency whenever the output voltage is relatively low compared to the voltage drop across an ordinary rectifier diode.

## **CURRENT LIMITING**

A current limit feature allows the LM3370 to protect itself and external components during overload conditions. PWM mode implements cycle-by-cycle current limiting using an internal comparator that trips at 1200 mA (typ.). If the outputs are shorted to ground the device enters a timed current limit mode where the NFET is turned on for a longer duration until the inductor current falls below a low threshold, ensuring inductor has more time to decay, thereby preventing runaway.

#### **PFM OPERATION**

At very light loads, the converter enters PFM mode and operates with reduced switching frequency and supply current to maintain high efficiency.

The part will automatically transition into PFM mode when either of two conditions are true, for a duration of 32 or more clock cycles:

- 1. The NFET current reaches zero.
- 2. The peak PFET switch current drops below the  ${\rm I}_{\rm MODE}$  level .

(Typically 
$$I_{MODE} < 66 \text{ mA} + \frac{V_{IN}}{160\Omega}$$
)

Supply current during this PFM mode is less than 20  $\mu$ A per channel, which allows the part to achieve high efficiency under extremely light load conditions. When the output drops below the 'low' PFM threshold, the cycle repeats to restore the output voltage to ~1.2% above the nominal PWM output voltage.

If the load current should increase during PFM mode (see *Figure 2*) causing the output voltage to fall below the 'low2' PFM threshold, the part will automatically transition into fixed-frequency PWM mode.

During PFM operation, the converter positions the output voltage slightly higher than the nominal output voltage during PWM operation, allowing additional headroom for voltage drop during a load transient from light to heavy load. The PFM comparators sense the output voltage via the feedback pin and control the switching of the output FETs such that the output voltage ramps between 0.8% and 1.6% (typical) above the nominal PWM output voltage. If the output voltage is below the 'high' PFM comparator threshold, the PFET power switch is turned on. It remains on until the output voltage exceeds the 'high' PFM threshold or the peak current exceeds the I<sub>PFM</sub> level set for PFM mode. The typical peak current in PFM mode is:

#### $I_{PEM} = 115 \text{ mA} + V_{IN}/57\Omega$

Once the PFET power switch is turned off, the NFET power switch is turned on until the inductor current ramps to zero. When the NFET zero-current condition is detected, the NFET power switch is turned off. If the output voltage is below the 'high' PFM comparator threshold (see *Figure 2*), the PFET switch is again turned on and the cycle is repeated until the output reaches the desired level. Once the output reaches the 'high' PFM threshold, the NFET switch is turned on briefly to ramp the inductor current to zero and then both output switches are turned off and the part enters an extremely low power mode.

#### FORCED PWM MODE

The LM3370 auto mode can be bypassed by forcing the device to operate in PWM mode, this can be implemented through the  $l^2C$ -compatible interface, see *Table 1*.

#### SOFT-START

The LM3370 has a soft start circuit that limits in-rush current during start up. Soft start is activated only if EN goes from logic low to logic high after  $V_{\rm IN}$  reaches 2.7V.

## LDO - LOW DROP OUT OPERATION

The LM3370 can operate at 100% duty cycle (no switching, PFET switch completely on) for low drop out support of the

output voltage. In this way the output voltage will be controlled down to the lowest possible input voltage. The minimum input voltage needed to support the output voltage is  $V_{IN,MIN} = I_{LOAD}^*(R_{DSON,PFET} + R_{INDUCTOR}) + V_{OUT}$ 

• ILOAD load current

- $\bullet$  R\_{DSON/PFET} drain to source resistance of PFET switch in the triode region
- $\bullet \ R_{INDUCTOR} \quad inductor \ resistance$




FIGURE 2. Operation in PFM Mode and Transfer to PWM Mode

LM3370

## I<sup>2</sup>C-Compatible Interface Electrical Specifications

Unless otherwise noted,  $V_{BATT} = 2.7V$  to 5.5V. Typical values and limits appearing in normal type apply for  $T_J = 25^{\circ}$ C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation,  $-30^{\circ}$ C to  $+125^{\circ}$ C. (*Note 2, Note 8, Note 9*)


Symbol	Parameter	Conditions	Min	Тур	Max	Units
F <sub>CLK</sub>	Clock Frequency				400	kHz
t <sub>BF</sub>	Bus-Free Time between Start and Stop	(Note 10)	1.3			μS
t <sub>HOLD</sub>	Hold Time Repeated Start Condition	(Note 10)	0.6			μS
t <sub>CLKLP</sub>	CLK Low Period	(Note 10)	1.3			μS
t <sub>CLKHP</sub>	CLK High Period	(Note 10)	0.6			μS
t <sub>su</sub>	Set Up Time Repeated Start Condition	(Note 10)	0.6			μS
t <sub>DATAHLD</sub>	Data Hold Time	(Note 10)	200			nS
t <sub>CLKSU</sub>	Data Set Up Time	(Note 10)	200			nS
T <sub>SU</sub>	Set Up Time for Start Condition	(Note 10)	0.6			μS
T <sub>TRANS</sub>	Maximum Pulse Width of Spikes that Must be Suppressed by the Input Filter of Both DATA & CLK signals.	(Note 10)		50		nS
VDD_I <sup>2</sup> C	I <sup>2</sup> C Logic High Level		1		V <sub>IN</sub>	V

## I<sup>2</sup>C-Compatible Interface

In I<sup>2</sup>C-compatible mode, the SCL pin is used for the I<sup>2</sup>C clock and the SDA pin is used for the I<sup>2</sup>C data. Both these signals need a pull-up resistor according to I<sup>2</sup>C specification. The values of the pull-up resistor are determined by the capacitance of the bus (typ. ~1.8k). Signal timing specifications are according to the I $^2\mathrm{C}$  bus specification. Maximum frequency is 400 kHz.


## I<sup>2</sup>C-COMPATIBLE DATA VALIDITY

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when CLK is LOW.



## I<sup>2</sup>C-COMPATIBLE START AND STOP CONDITIONS

START and STOP bits classify the beginning and the end of the I<sup>2</sup>C session. START condition is defined as SDA signal transitioning from HIGH to LOW while SCL line is HIGH. STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The I<sup>2</sup>C master always generates START and STOP bits. The I<sup>2</sup>C bus is considered to be busy after START condition and free after STOP condition. During data transmission, I<sup>2</sup>C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise.




#### TRANSFERRING DATA

Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. The number of bytes that can be transmitted per transfer is unrestricted. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the 9th clock pulse, signifying an

I<sup>2</sup>C-Compatible Write Cycle

acknowledge. A receiver which has been addressed must generate an acknowledge after each byte has been received. After the START condition, I<sup>2</sup>C master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). For the eighth bit, a "0" indicates a WRITE and a "1" indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.




ack = acknowledge (SDA pulled down by either master or slave)

rs = repeated startxx=36h

However, if a READ function is to be accomplished, a WRITE function must precede the READ function, as shown in the read cycle waveform.


## I<sup>2</sup>C-Compatible Read Cycle



# **Device Register Information**

## ...

Register Name	L	.oca	tion		Гуре 📗					Function	on					
ontrol	00			R	w l	Control si	gnal for l	Buck 1 ar	nd Buck	2						
uck 1	01			R	w l	Output se	etting & N	lode sele	ection for	Buck 1						
uck 2	02			R	W (	Output se	etting & N	lode sele	ection for	Buck 2 a	nd POR	l dis	sab	le		
I <sup>2</sup> C CHIP ADDRES	S INF	ORI	MATI	ON												
			MS	в							LSB					
			ADF	R6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	R/W					
			biť	7	bit6	bit5	bit4	bit3	bit2	bit1	bit0					
		l	0		1	0	0	0	0	1						
			0		•	U	U	U	U	•						
			-		I <sup>2</sup>	C SLAVE	address (c	hip addres	ss) ——							
REGISTER 00		•	•								2016730	08				
E E	ISB 7	6	5	4	3	2 1	LSB 0									
E E		6	5	4	3	2 1				N1 for Buck		ılt =	1)			
E E		6	5	4	3	2 1			Bi	t0 = 1 to er	nable					
Г		6	5	4	3	2 1			Bi	t0 = 1 to er N2 for Buck t1 = 1 to er	nable c 2 (defau nable	ult =	1)			
E E		6	5	4	3	2 1			Bi	t0 = 1 to er N2 fo <mark>r</mark> Buck	nable c 2 (defau nable trum (SS	ult =	1)	e		
E E		6	5	4	3	2 1			Bi Bi Bi Bi Bi Bi St St St St St St St St	t0 = 1 to er N2 for Buck t1 = 1 to er pread Spec	nable < 2 (defau nable dtrum (SS nable S Frequer → 1 kHz	ilt = 5) En ncy ∣ z (de	1) nable Mod	dulate	or)	
E E		6	5	4	3	2 1				t0 = 1 to er N2 for Buck t1 = 1 to er oread Spec t2 = 1 to er S_fmod (SS s fmod = 1	hable x = 2 (defau) hable trum (SS) hable S Frequer → 1 kHz → 2 kHz tor Buck efault) →	ult = i) En ncy l z (de z not	1) Moo efau ena	dulato ilt) ible	·	
	7			4	3	2 1				t0 = 1 to er N2 for Buck t1 = 1 to er oread Spec t2 = 1 to er S_fmod (SS s_fmod = 1 s_fmod = 0 step Enable step = 0 (de	able (2 (defau able trum (SS able S Frequer → 1 kH <sub>2</sub> → 2 kH <sub>2</sub> for Buck efault) → 50 mV/s for Buck efault) →	ult = ) En ncy   z (de z (1 not step (2 not	1) Mocefau ena at : ena	dulato ilt) ible 32 μs	s/step	2
E				4	3	2 1				t0 = 1 to er N2 for Buck t1 = 1 to er oread Spec t2 = 1 to er S_fmod (SS s_fmod = 1 s_fmod = 0 step Enable step = 0 (de step = 1 $\rightarrow$ step Enable step = 0 (de	able (2 (defau able trum (SS able S Frequer → 1 kH <sub>2</sub> → 2 kH <sub>2</sub> for Buck efault) → 50 mV/s for Buck efault) →	ult = ) En ncy   z (de z (1 not step (2 not	1) Mocefau ena at : ena	dulato ilt) ible 32 μs ible t 32 μ	s/step	



## TABLE 1. Output Selection Table via I<sup>2</sup>C Programing

Buck Output Voltage Selection Codes			
Data Code	Buck_1 (V)	Buck_2 (V)	
00000	NA	NA	
00001	NA	1.8	
00010	NA	1.85 or 1.9*	
00011	NA	2.0	
00100	NA	2.1	
00101	1.00	2.2	
00110	1.05	2.3	
00111	1.10	2.4	
01000	1.15	2.5	
01001	1.20	2.6	
01010	1.25	2.7	
01011	1.30	2.8	
01100	1.35	2.9	
01101	1.40	3.0	
01110	1.45	3.1	
01111	1.50	3.2	
10000	1.55	3.3	
10001	1.60	NA	
10010	1.65	NA	
10011	1.70	NA	
10100	1.75	NA	
10101	1.80	NA	
10110	1.85	NA	
10111	1.90	NA	
11000	1.95	NA	
11001	2.00	NA	

\* Can be trimmed at the factory at 1.85V or 1.9V using the same trim code.

## **Application Information**

## SETTING OUTPUT VOLTAGE VIA I<sup>2</sup>C-compatible

The outputs of the LM3370 can be programmed through Buck 1 & Buck 2 registers via I<sup>2</sup>C. Buck 1 output voltage can be dynamically adjusted between 1V to 2V in 50 mV steps and Buck 2 output voltage can be adjusted between 1.8V to 3.3V in 100 mV steps. Finer adjustments to the output of Buck 2 can be achieved with the placement of a resistor betweeen VOUT2 and the FB2 pin. Typically by placing a 20 K $\Omega$  resistor, R, between these nodes will result in the programmed Output Voltage increasing by approximately 45 mV, $\Delta V_{TYP}$ .

 $\Delta V_{TYP} = R \times 500 mV / 234 K\Omega$ 

Please refer to for programming the desire output voltage. If the I<sup>2</sup>C-compatible feature is not used, the default output voltage will be the pre-trimmed voltage. For example, LM3370SD-3021 refers to 1.2V for Buck 1 and 3.3V for Buck 2.

## V<sub>DD</sub> Pin

 $V_{DD}$  is the power supply to the internal control circuit, if  $V_{DD}$  pin is not tied to  $V_{IN}$  during normal operating condition,  $V_{DD}$  must be set equal or greater of the two inputs ( $V_{IN1}$  or  $V_{IN2}$ ). An optional capacitor can be used for better noise immunity at  $V_{DD}$  pin or when  $V_{DD}$  is not tied to either  $V_{IN}$  pins. Additionally, for reasons of noise suppression, it is advisable to tie the EN1/EN2 pins to  $V_{DD}$  rather than  $V_{IN}$ .

#### SDA, SCL Pins

When not using I<sup>2</sup>C the SDA and SCL pins should be tied directly to the  $V_{DD}$  pin.

## Micro-Stepping:

The Micro-Stepping feature minimizes output voltage overshoot/undershoot during large output transients. If Microstepping is enabled through I<sup>2</sup>C, the output voltage automatically ramps at 50 mV per step for Buck 1 and 100 mV per step for Buck 2. The steps are summarized as follow:

Buck 1: 50 mV/step and 32 µs/step

Buck 2: 100 mV/step and 32 µs/step

For example if changing Buck 1 voltage from 1V to 1.8V yields 20 steps [(1.8 - 1)/ 0.05 = 20]. This translates to 640 µs [(20 x 32 µs) = 640 µs] needed to reach the final target voltage.

#### **INDUCTOR SELECTION**

There are two main considerations when choosing an inductor; the inductor should not saturate, and the inductor current ripple is small enough to achieve the desired output voltage ripple.

There are two methods to choose the inductor current rating. **method 1:** 

The total current is the sum of the load and the inductor ripple current. This can be written as

$$I_{MAX} = I_{LOAD} + \left(\frac{I_{RIPPLE}}{2}\right)$$
$$= I_{LOAD} + \left(\frac{V_{IN} - V_{OUT}}{2 * L}\right) * \left(\frac{V_{OUT}}{V_{IN}}\right) * \left(\frac{1}{f}\right)$$

- I<sub>LOAD</sub> load current
- V<sub>IN</sub> input voltage
- L inductor
- f switching frequency

## method 2:

A more conservative approach is to choose an inductor that can handle the maximum current limit of 1400 mA.

Given a peak-to-peak current ripple  $(I_{\mbox{\scriptsize PP}})$  the inductor needs to be at least

$$L \mathrel{>=} (\frac{V_{\text{IN}} - V_{\text{OUT}}}{I_{\text{PP}}}) * (\frac{V_{\text{OUT}}}{V_{\text{IN}}}) * (\frac{1}{f})$$

A 2.2  $\mu$ H inductor with a saturation current rating of at least 1400 mA is recommended for most applications. The inductor's resistance should be less than around 0.2 $\Omega$  for good efficiency. *Table 2* lists suggested inductors and suppliers.

For low-cost applications, an unshielded bobbin inductor is suggested. For noise critical applications, a toroidal or shielded-bobbin inductor should be used. A good practice is to lay out the board with overlapping footprints of both types for design flexibility. This allows substitution of a low-noise toroidal inductor, in the event that noise from low-cost bobbin models is unacceptable.

Below are some suggested inductor manufacturers include but are not limited to:

<b>TABLE 2. Suggested</b>	Inductors	and	Suppliers
---------------------------	-----------	-----	-----------

Model	Vendor	Dimensions (mm)	I <sub>SAT</sub>
DO3314-222	Coilcraft	3.3 x 3.3 x 1.4	1.6A
LPO3310-222		3.3 x 3.3 x 1.0	1.1A
SD3114-2R2	Cooper	3.1 x 3.1 x 1.4	1.48A
NR3010T2R2M	Taiyo Yuden	3.0 x 3.0 x 1.0	1.1A
NR3015T2R2M		3.0 x 3.0 x 1.5	1.48A
VLF3010AT- 2R2M1R0	TDK	2.6 x 2.8 x 1.0	1.0A

#### **INPUT CAPACITOR SELECTION**

A ceramic input capacitor of 4.7  $\mu$ F, 6.3V is sufficient for most applications. A larger value may be used for improved input voltage filtering. The input filter capacitor supplies current to the PFET switch of the LM3370 in the first half of each cycle and reduces voltage ripple imposed on the input power source. A ceramic capacitor's low ESR provides the best noise filtering of the input voltage spikes due to this rapidly changing current. Select an input filter capacitor with a surge current rating sufficient for the power-up surge from the input power source. The power-up surge current is approximately the capacitor's value ( $\mu$ F) times the voltage rise rate (V/ $\mu$ s). The input current ripple can be calculated as:

$$I_{RMS} = I_{OUTMAX} * \sqrt{\frac{V_{OUT}}{V_{IN}} * \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}$$

The worst case IRMS is:

$$I_{\rm RMS} = \frac{I_{OUTMAX}}{2}$$
 (duty cycle = 50%)

#### **OUTPUT CAPACITOR SELECTION**

DC bias characteristics of ceramic capacitors must be considered when selecting case sizes like 0805 and 0603. DC bias characteristics vary from manufacturer to manufacturer and dc bias curves should be requested from them as part of the capacitor selection process.

The output filter capacitor smooths out current flow from the inductor to the load, helps maintain a steady output voltage during transient load changes and reduces output voltage ripple. These capacitors must be selected with sufficient capacitance and sufficiently low ESR to perform these functions. The output ripple voltage can be calculated as:

Voltage peak-to-peak ripple due to capacitance =

$$V_{PP-C} = \frac{I_{PP}}{f^*8^*C}$$

Voltage peak-to-peak ripple due to  $ESR = V_{PP-ESR} = I_{PP} * R_{ESR}$ Voltage peak-to-peak ripple, root mean squared =

$$V_{\rm PP-RMS} = \sqrt{V_{\rm PP-C}^2 + V_{\rm PP-ESR}^2}$$

Note that the output ripple is dependent on the current ripple and the equivalent series resistance of the output capacitor ( $R_{ESR}$ ). The  $R_{ESR}$  is frequency dependent (as well as temperature dependent); make sure that the frequency of the  $R_{ESR}$  given is the same order of magnitude as the switching frequency.


#### **TABLE 3. Suggested Capacitors and Their Suppliers**

Model	Description	Case Size	Vendor
4.7 μF for C <sub>IN</sub>	-		
C1608X5R0J475	Ceramic, X5R, 6.3V Rating	0603	TDK
C2012X5R0J475	Ceramic, X5R, 6.3V Rating	0805	
JMK212BJ475	Ceramic, X5R, 6.3V Rating	0805	Taiyo Yuden
GRM21BR60J475	Ceramic, X5R, 6.3V Rating	0805	
GRM219R60J- 475KE19D	Ceramic, X5R, 6.3V Rating	0805 (Thin) <1mm Height	muRata
10µF С <sub>оυт</sub>			-
C2012X5R0J106	Ceramic, X5R, 6.3V Rating	0805	TDK
JMK212BJ106	Ceramic, X5R, 6.3V Rating	0805	Taiyo Yuden
GRM21BR60J106	Ceramic, X5R, 6.3V Rating	0805	
GRM219R60J- 106KE19D	Ceramic, X5R, 6.3V Rating	0805 (Thin) < 1mm Height	muRata

#### **POR (POWER ON RESET)**

The LM3370 has an independent POR functions (nPOR) for each buck converter. The nPOR1 and nPOR2 are open drain circuits which pull low when the outputs are below 94% (rising

 $V_{OUT})$  or 85% (falling  $V_{OUT})$  of the desire output. The inherent delay between the output (at 94% of  $V_{OUT})$  to the time at which the nPOR is enabled is about 50 ms. A pullup resistor of 100  $k\Omega$  at nPOR pin is required. Please refer to the electrical specification table for other timing options. The diagram below illustrates the timing response of the POR function.



#### SPREAD SPECTRUM (SS)

The LM3370 features Spread Spectrum capability, via I<sup>2</sup>C, to reduce the noise amplitude of the switching frequency during data transmission. The feature can be enabled by activating the appropriate control register bit (see register information section for detail). The main clock of the LM3370 features spread spectrum at  $F_{OSC} = 2 \text{ MHz} \pm 22 \text{ kHz}$  (peak frequency deviation) with the modulation frequency of either 1 kHz (default) or 2 kHz via I<sup>2</sup>C. This help reduce noise caused by the harmonics present in the waveforms at the switch pins of the buck regulators. It is controlled by I<sup>2</sup>C in the following manner:

I <sup>2</sup> C bit	Modulation Frequency	
SS_fmod = 1 (default)	1 kHz	
SS_fmod = 0	2 kHz	

#### **BOARD LAYOUT CONSIDERATIONS**

PC board layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce, and resistive voltage loss in the traces. These can send erroneous signals to the DC-DC converter IC, resulting in poor regulation or instability.

Good layout for the LM3370 can be implemented by following a few simple design rules:

- Place the LM3370, inductor and filter capacitors close together and make the traces short. The traces between these components carry relatively high switching currents and act as antennas. Following this rule reduces radiated noise. Place the capacitors and inductor within 0.2 in. (5mm) of the LM3370.
- 2. Arrange the components so that the switching current loops curl in the same direction. During the first half of each cycle, current flows from the input filter capacitor, through the LM3370 and inductor to the output filter capacitor and back through ground, forming a current loop. In the second half of each cycle, current is pulled up from ground, through the LM3370 by the inductor, to the output filter capacitor and then back through ground, forming a second current loop. Routing these loops so the current curls in the same direction prevents magnetic field reversal between the two half-cycles and reduces radiated noise.
- 3. Connect the ground pins of the LM3370, and filter capacitors together using generous component-side

copper fill as a pseudo-ground plane. Then, connect this to the ground-plane (if one is used) with several vias. This reduces ground-plane noise by preventing the switching currents from circulating through the ground plane. It also reduces ground bounce at the LM3370 by giving it a lowimpedance ground connection.

- 4. Use wide traces between the power components and for power connections to the DC-DC converter circuit. This reduces voltage errors caused by resistive losses across the traces.
- 5. Route noise sensitive traces, such as the voltage feedback path, away from noisy traces between the power components. The voltage feedback trace must remain close to the LM3370 circuit and should be direct but should be routed opposite to noisy components. This reduces EMI radiated onto the DC-DC converter's own voltage feedback trace.
- Place noise sensitive circuitry, such as radio IF blocks, away from the DC-DC converter, CMOS digital blocks and other noisy circuitry. Interference with noisesensitive circuitry in the system can be reduced through distance.


In mobile phones, for example, a common practice is to place the DC-DC converter on one corner of the board, arrange the CMOS digital circuitry around it (since this also generates noise), and then place sensitive preamplifiers and IF stages on the diagonally opposing corner. Often, the sensitive circuitry is shielded with a metal pan and power to it is postregulated to reduce conducted noise, using low-dropout linear regulators.

#### MICRO SMD PACKAGE ASSEMBLY AND USE


Use of the micro SMD package requires specialized board layout, precision mounting and careful re-flow techniques, as detailed in National Semiconductor Application Note 1112.


Refer to the section "Surface Mount Technology (SMD) Assembly Considerations". For best results in assembly, alignment ordinals on the PC board should be used to facilitate placement of the device. The pad style used with micro SMD package must be the NSMD (non-solder mask defined) type. This means that the solder-mask opening is larger than the pad size. This prevents a lip that otherwise forms if the soldermask and pad overlap, from holding the device off the surface of the board and interfering with mounting. See Application Note 1112 for specific instructions how to do this. The 20bump package used for LM3370TL has 300 micron solder balls and requires 10.82 mils pads for mounting on the circuit board. The trace to each pad should enter the pad with a 90° entry angle to prevent debris from being caught in deep corners. Initially, the trace to each pad should be 7 mil wide, for a section approximately 7 mil long or longer, as a thermal relief. Then each trace should neck up or down to its optimal width. The important criteria is symmetry. This ensures the solder bumps on the LM3370TL re-flow evenly and that the device solders level to the board. In particular, special attention must be paid to the pads for bumps A2/B1 of  $V_{OUT1}$ , and E2/D1 of V<sub>OUT2</sub>, because V<sub>IN</sub> and PGND are typically connected to large copper planes, inadequate thermal relief can result in late or inadequate re-flow of these bumps.

The micro SMD package is optimized for the smallest possible size in applications with red or infrared opaque cases. Because the micro SMD package lacks the plastic encapsulation characteristic of larger devices, it is vulnerable to light. Backside metallization and/or epoxy coating, along with front-side shading by the printed circuit board, reduce this sensitivity. However, the package has exposed die edges. In particular, micro SMD devices are sensitive to light, in the red and infrared range, shining on the package's exposed die edges.



- 1. For solder thickness and composition, see "Solder Information" in the packaging section of the National Semiconductor Web Page (www.national.com)
- 2. Maximum allowable metal burn on lead tips at the package edges is 76 microns.
- 3. No JEDEC registration as of December 2004.





NOTE: UNLESS OTHERWISE SPECIFIED

1. EPOXY COATING

2. FOR SOLDER BUMP COMPOSITION, SEE "SOLDER INFORMATION" IN THE PACKAGE SECTION OF THE NATIONAL SEMICONDUCTOR WEB PAGE (www.national.com)

3. RECOMMEND NON-SOLDER MASK DEFINED LANDING PAD.

4. PIN A1 IS ESTABLISHED BY LOWER LEFT CORNER WITH RESPECT TO TEXT ORIENTATION.

5. XXX IN DRAWING NUMBER REPRESENTS PACKAGE SIZE VARIATION WHERE X1 IS PACKAGE WIDTH, X2 IS PACKAGE LENGTH AND X3 IS PACK-AGE HEIGHT.

6. REFERENCE JEDEC REGISTRATION MO-211, VARIATION DG.

20-Bump micro SMD Package, 0.5mm Pitch NS Package Number TLA20CWA

IS Package Number TLA20CWA X1 = 2.047 mm ± 0.030 mm X2 = 3.000 mm ± 0.030 mm X3 = 0.600 mm ± 0.075 mm

# Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

#### Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
		u Hama Dawa	a O a Al a a m

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated