# **BUK9K29-100E**

# Dual N-channel TrenchMOS logic level FET

28 August 2012

**Product data sheet** 

## 1. Product profile

#### 1.1 General description

Dual logic level N-channel MOSFET in a LFPAK56D package using TrenchMOS technology. This product has been designed and qualified to AEC Q101 standard for use in high performance automotive applications.

#### 1.2 Features and benefits

- Q101 compliant
- Repetitive avalanche rated
- Suitable for thermally demanding environments due to 175 °C rating
- True logic level gate with V<sub>GS(th)</sub> > 0.5 V @ 175 °C

### 1.3 Applications

- 12 V Automotive systems
- Motors, lamps and solenoid control
- Start-stop micro-hybrid applications
- Transmission control
- Ultra high performance power switching

#### 1.4 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DS</sub>	drain-source voltage	T <sub>j</sub> ≥ 25 °C; T <sub>j</sub> ≤ 175 °C	-	-	100	V
I <sub>D</sub>	drain current	V <sub>GS</sub> = 5 V; T <sub>mb</sub> = 25 °C; <u>Fig. 1</u>	-	-	30	Α
P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C; <u>Fig. 2</u>	-	-	68	W
Tj	junction temperature		-55	-	175	°C
Static characte	eristics FET1 and FET2					
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 10 \text{ A}; T_j = 25 ^{\circ}\text{C}; Fig. 12$	-	25.1	29	mΩ
Dynamic chara	acteristics FET1 and FE	T2				
Q <sub>G(tot)</sub>	total gate charge	I <sub>D</sub> = 10 A; V <sub>DS</sub> = 80 V; V <sub>GS</sub> = 10 V;	-	54	-	nC
$Q_{GD}$	gate-drain charge	T <sub>j</sub> = 25 °C; <u>Fig. 14; Fig. 15</u>	-	10.9	-	nC





Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Avalanche Ru	ggedness FET1 and FE	T2					
E <sub>DS(AL)S</sub>	non-repetitive drain- source avalanche energy	$I_D$ = 40 A; $V_{sup} \le 100 \text{ V}$ ; $V_{GS}$ = 10 V; $T_{j(init)}$ = 25 °C; Fig. 3	[1][2]	-	-	63	mJ

- [1] Refer to application note AN10273 for further information
- [2] Single-pulse avalanche rating limited by maximum junction temperature of 175 °C

## 2. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	S1	source1	8 7 6 5	D1 D1 D2 D2
2	G1	gate1	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	
3	S2	source2		
4	G2	gate2		
5	D2	drain2	i	
6	D2	drain2	ijÜÜ	mbk725
7	D1	drain1	1 2 3 4 <b>LFPAK56D (SOT1205)</b>	
8	D1	drain1		

## 3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
BUK9K29-100E	LFPAK56D	Plastic single ended surface mounted package (LFPAK56D); 8 leads	SOT1205

## 4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DS</sub>	drain-source voltage	$T_j \ge 25 ^{\circ}\text{C};  T_j \le 175 ^{\circ}\text{C}$	-	100	V
$V_{DGR}$	drain-gate voltage	R <sub>GS</sub> = 20 kΩ; $T_j \ge 25$ °C; $T_j \le 175$ °C	-	100	V
$V_{GS}$	gate-source voltage		-10	10	V
I <sub>D</sub>	drain current	T <sub>mb</sub> = 25 °C; V <sub>GS</sub> = 5 V; <u>Fig. 1</u>	-	30	Α
		T <sub>mb</sub> = 100 °C; V <sub>GS</sub> = 5 V; <u>Fig. 1</u>	-	21	Α
I <sub>DM</sub>	peak drain current	$T_{mb}$ = 25 °C; pulsed; $t_p \le 10 \mu s$ ; Fig. 4	-	118	Α

BUK9K29-100E All information provided in this document is subject to legal disclaimers.

Symbol	Parameter	Conditions		Min	Max	Unit
P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C; <u>Fig. 2</u>		-	68	W
T <sub>stg</sub>	storage temperature			-55	175	°C
T <sub>j</sub>	junction temperature			-55	175	°C
T <sub>sld(M)</sub>	peak soldering temperature			-	260	°C
Source-drai	n diode FET1 and FET2		'			'
I <sub>S</sub>	source current	T <sub>mb</sub> = 25 °C		-	30	Α
I <sub>SM</sub>	peak source current	pulsed; $t_p \le 10 \ \mu s$ ; $T_{mb} = 25 \ ^{\circ}C$		-	118	Α
Avalanche F	Ruggedness FET1 and FET2		'		'	,
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	$I_D$ = 40 A; $V_{sup} \le 100 \text{ V}$ ; $V_{GS}$ = 10 V; $V_{J(init)}$ = 25 °C; Fig. 3	[1][2]	-	63	mJ

- [1] Refer to application note AN10273 for further information
- [2] Single-pulse avalanche rating limited by maximum junction temperature of 175 °C




Fig. 1. Continuous drain current as a function of mounting base temperature

$$V_{GS} \ge 10V$$




Fig. 2. Normalized total power dissipation as a function of mounting base temperature

$$P_{\textit{der}} = \frac{P_{\textit{tot}}}{P_{\textit{tot}(25^{\circ}\text{C})}} \times 100\,\%$$

3 / 13

NXP Semiconductors

BUK9K29-100E

#### **Dual N-channel TrenchMOS logic level FET**




Fig. 3. Single-pulse and repetitive avalanche rating; avalanche current as a function of avalanche time, FET1 and FET2

- (1) Single-pulse;  $T_j = 25 \,^{\circ}C$ .
- (2) Single-pulse; T<sub>j</sub> = 175 °C.(3) Repetitive.




Fig. 4. Safe operating area; continuous and peak drain current as a function of drain-source voltage

 $T_{mb} = 25 \,^{\circ}C; I_{DM}$  is single pulse

## 5. Thermal characteristics

Table 5. Thermal characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>th(j-mb)</sub>	thermal resistance from junction to mounting base	Fig. 5	-	-	2.21	K/W

BUK9K29-100E

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	Minimum footprint; mounted on a printed circuit board	-	95	-	K/W



### 6. Characteristics

Table 6. Characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit	
Static characteristics FET1 and FET2								
V <sub>(BR)DSS</sub>	drain-source	$I_D = 250 \mu A; V_{GS} = 0 V; T_j = -55 °C$		90	-	-	V	
	breakdown voltage	$I_D$ = 250 $\mu$ A; $V_{GS}$ = 0 V; $T_j$ = 25 °C		100	-	-	V	
V <sub>GS(th)</sub>	gate-source threshold voltage	I <sub>D</sub> = 1 mA; V <sub>DS</sub> = V <sub>GS</sub> ; T <sub>j</sub> = 25 °C; Fig. 10; Fig. 11		1.4	1.7	2.1	V	
		I <sub>D</sub> = 1 mA; V <sub>DS</sub> = V <sub>GS</sub> ; T <sub>j</sub> = 175 °C; Fig. 10; Fig. 11		0.5	-	-	V	
		I <sub>D</sub> = 1 mA; V <sub>DS</sub> = V <sub>GS</sub> ; T <sub>j</sub> = -55 °C; Fig. 10; Fig. 11		-	-	2.45	V	
I <sub>DSS</sub>	drain leakage current	V <sub>DS</sub> = 100 V; V <sub>GS</sub> = 0 V; T <sub>j</sub> = 25 °C		-	0.02	1	μA	
		V <sub>DS</sub> = 100 V; V <sub>GS</sub> = 0 V; T <sub>j</sub> = 175 °C		-	-	500	μΑ	
I <sub>GSS</sub>	gate leakage current	V <sub>GS</sub> = -10 V; V <sub>DS</sub> = 0 V; T <sub>j</sub> = 25 °C		-	2	100	nA	
		V <sub>GS</sub> = 10 V; V <sub>DS</sub> = 0 V; T <sub>j</sub> = 25 °C		-	2	100	nA	
R <sub>DSon</sub>	drain-source on-state	V <sub>GS</sub> = 5 V; I <sub>D</sub> = 10 A; T <sub>j</sub> = 25 °C; <u>Fig. 12</u>		-	25.1	29	mΩ	
	resistance	$V_{GS} = 5 \text{ V}; I_D = 10 \text{ A}; T_j = 175 ^{\circ}\text{C};$ Fig. 12; Fig. 13		-	68.02	78.6	mΩ	

**NXP Semiconductors** 

## **Dual N-channel TrenchMOS logic level FET**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		$V_{GS}$ = 10 V; $I_D$ = 10 A; $T_j$ = 25 °C; Fig. 12	-	22.7	27	mΩ
Dynamic ch	naracteristics FET1 and FE	ET2				
Q <sub>G(tot)</sub>	total gate charge	I <sub>D</sub> = 10 A; V <sub>DS</sub> = 80 V; V <sub>GS</sub> = 10 V; T <sub>j</sub> = 25 °C; <u>Fig. 14</u> ; <u>Fig. 15</u>	-	54	-	nC
$Q_{GS}$	gate-source charge	$I_D = 10 \text{ A}; V_{DS} = 80 \text{ V}; V_{GS} = 10 \text{ V};$ $T_j = 25 \text{ °C}; Fig. 15; Fig. 14$	-	5.6	-	nC
$Q_{GD}$	gate-drain charge	I <sub>D</sub> = 10 A; V <sub>DS</sub> = 80 V; V <sub>GS</sub> = 10 V; T <sub>j</sub> = 25 °C; <u>Fig. 14</u> ; <u>Fig. 15</u>	-	10.9	-	nC
Q <sub>GS(th)</sub>	pre-threshold gate- source charge	$I_D$ = 10 A; $V_{DS}$ = 80 V; $V_{GS}$ = 10 V; $T_j$ = 25 °C; Fig. 14; Fig. 15	-	4.2	-	nC
Q <sub>GS(th-pl)</sub>	post-threshold gate- source charge		-	1.4	-	nC
$V_{GS(pl)}$	gate-source plateau voltage	$I_D$ = 10 A; $V_{DS}$ = 80 V; $T_j$ = 25 °C; $T_j$ = 25 °C	-	2.3	-	V
C <sub>iss</sub>	input capacitance	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 25 V; f = 1 MHz;	-	2618	3491	pF
C <sub>oss</sub>	output capacitance	T <sub>j</sub> = 25 °C; <u>Fig. 16</u>	-	172	206	pF
C <sub>rss</sub>	reverse transfer capacitance		-	90	123	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{DS}$ = 80 V; $R_{L}$ = 8 $\Omega$ ; $V_{GS}$ = 10 V;	-	6.1	-	ns
t <sub>r</sub>	rise time	$R_{G(ext)} = 5 \Omega; T_j = 25 °C; I_D = 10 A$	-	6.4	-	ns
t <sub>d(off)</sub>	turn-off delay time		-	67.3	-	ns
t <sub>f</sub>	fall time	1	-	35.1	-	ns
Source-drai	in diode FET1 and FET2		I		1	
V <sub>SD</sub>	source-drain voltage	$I_S = 25 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C}; Fig. 17$	-	0.78	1.2	V
t <sub>rr</sub>	reverse recovery time	$I_S = 10 \text{ A}; dI_S/dt = -100 \text{ A/}\mu\text{s}; V_{GS} = 0 \text{ V};$	-	32.7	-	ns
Q <sub>r</sub>	recovered charge	V <sub>DS</sub> = 80 V; T <sub>j</sub> = 25 °C	-	50.1	-	nC

**NXP Semiconductors** 

#### **Dual N-channel TrenchMOS logic level FET**




Fig. 6. Forward transconductance as a function of drain current; typical values

$$T_j = 25 \,^{\circ}C; V_{DS} = 15 \, V$$




Fig. 8. Drain-source on-state resistance as a function of gate-source voltage; typical values

$$T_j = 25 \,^{\circ}C; \ I_D = 10A$$




Fig. 7. Transfer characteristics: drain current as a function of gate-source voltage; typical values

$$V_{DS} > I_D \times R_{DSon}$$




Fig. 9. Output characteristics: drain current as a function of drain-source voltage; typical values

$$T_j = 25 \,^{\circ}C$$




Fig. 10. Gate-source threshold voltage as a function of junction temperature

$$I_D = 1 \text{ mA}; \ V_{DS} = V_{GS}$$




Fig. 12. Drain-source on-state resistance as a function of drain current; typical values

$$T_j = 25 \,^{\circ}C$$




Fig. 11. Sub-threshold drain current as a function of gate-source voltage

$$T_j = 25^{\circ}C; \ V_{DS} = 5V$$




Fig. 13. Normalized drain-source on-state resistance factor as a function of junction temperature

$$a = \frac{R_{DSon}}{R_{DSon (25^{\circ}C)}}$$

8 / 13

NXP Semiconductors BUK9K29-100E

#### **Dual N-channel TrenchMOS logic level FET**




Fig. 14. Gate charge waveform definitions




Fig. 15. Gate-source voltage as a function of gate charge; typical values

$$T_j = 25 \,^{\circ}C; I_D = 10A$$




Fig. 16. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values

$$V_{\mathit{GS}}\!=\!\mathbf{0}\,V; f=\!\mathbf{1}MHz$$





Fig. 17. Source current as a function of source-drain voltage; typical values

$$V_{GS} = 0 V$$

## 7. Package outline



10 / 13

## 8. Legal information

#### 8.1 Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 8.2 Definitions

**Preview** — The document is a preview version only. The document is still subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 8.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

BUK9K29-100E

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved

NXP Semiconductors BUK9K29-100E

#### **Dual N-channel TrenchMOS logic level FET**

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 8.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, FabKey, GreenChip, HiPerSmart, HITAG, I\*C-bus logo, ICODE, I-CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

 ${\bf HD}$   ${\bf Radio}$  and  ${\bf HD}$   ${\bf Radio}$  logo — are trademarks of iBiquity Digital Corporation.

## 9. Contents

1	Product profile	1
1.1	General description	1
1.2	Features and benefits	1
1.3	Applications	1
1.4	Quick reference data	1
2	Pinning information	2
3	Ordering information	2
4	Limiting values	2
5	Thermal characteristics	4
6	Characteristics	5
7	Package outline	10
8	Legal information	11
8.1	Data sheet status	11
8.2	Definitions	11
8.3	Disclaimers	
8.4	Trademarks	12

#### © NXP B.V. 2012. All rights reserved

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 28 August 2012