


## BC337/338

### Switching and Amplifier Applications

- Suitable for AF-Driver stages and low power output stages
- Complement to BC327/BC328



### NPN Epitaxial Silicon Transistor

#### Absolute Maximum Ratings $T_a=25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Value	Units
$V_{CES}$	Collector-Emitter Voltage		
	: BC337	50	V
	: BC338	30	V
$V_{CEO}$	Collector-Emitter Voltage		
	: BC337	45	V
	: BC338	25	V
$V_{EBO}$	Emitter-Base Voltage	5	V
$I_C$	Collector Current (DC)	800	mA
$P_C$	Collector Power Dissipation	625	mW
$T_J$	Junction Temperature	150	$^\circ\text{C}$
$T_{STG}$	Storage Temperature	-55 ~ 150	$^\circ\text{C}$

#### Electrical Characteristics $T_a=25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
$BV_{CEO}$	Collector-Emitter Breakdown Voltage	$I_C=10\text{mA}, I_B=0$	45			V
			25			V
$BV_{CES}$	Collector-Emitter Breakdown Voltage	$I_C=0.1\text{mA}, V_{BE}=0$	50			V
			30			V
$BV_{EBO}$	Emitter-Base Breakdown Voltage	$I_E=0.1\text{mA}, I_C=0$	5			V
$I_{CES}$	Collector Cut-off Current	$V_{CE}=45\text{V}, I_B=0$ $V_{CE}=25\text{V}, I_B=0$		2	100	nA
				2	100	nA
$h_{FE1}$	DC Current Gain	$V_{CE}=1\text{V}, I_C=100\text{mA}$	100		630	
$h_{FE2}$		$V_{CE}=1\text{V}, I_C=300\text{mA}$	60			
$V_{CE}(\text{sat})$	Collector-Emitter Saturation Voltage	$I_C=500\text{mA}, I_B=50\text{mA}$			0.7	V
$V_{BE}(\text{on})$	Base Emitter On Voltage	$V_{CE}=1\text{V}, I_C=300\text{mA}$			1.2	V
$f_T$	Current Gain Bandwidth Product	$V_{CE}=5\text{V}, I_C=10\text{mA}, f=50\text{MHz}$		100		MHz
$C_{ob}$	Output Capacitance	$V_{CB}=10\text{V}, I_E=0, f=1\text{MHz}$		12		pF

### $h_{FE}$ Classification



Classification	16	25	40
$h_{FE1}$	100 ~ 250	160 ~ 400	250 ~ 630
$h_{FE2}$	60-	100-	170-

THIS DRAWING IS THE PROPERTY OF FAIRCHILD SEMICONDUCTOR CORPORATION. NO USE THEREOF SHALL BE MADE OTHER THAN AS A REFERENCE FOR PROPOSALS AS SUBMITTED TO FAIRCHILD SEMICONDUCTOR CORPORATION FOR JOBS TO BE EXECUTED IN CONFORMANCE WITH SUCH PROPOSALS UNLESS THE CONSENT OF SAID FAIRCHILD SEMICONDUCTOR CORPORATION HAS PREVIOUSLY BEEN OBTAINED. NO PART OF THIS DRAWING SHALL BE COPIED OR DUPLICATED OR ITS CONTENTS DISCLOSED. THE INFORMATION CONTAINED ON THIS DRAWING IS CONFIDENTIAL AND PROPRIETARY.

REVISIONS

NO.	DESCRIPTION	DATE	NAME/SITE
A	RELEASE TO DOCUMENT CONTROL	JUL 5'96	JT/CB
2	RDRW FR NATIONAL TEMPLATE TO STD FSC MKT DWG TEMPLATE; CHG DIM REF FR DUAL DIM INCH(MM) TO SINGLE DIM MM. CHG LD PITCH DIM FR 2.41 TO 2.80; CHG STRAIGHT LD LEN FR 1.19 TO 1.80; CHG MOLD BODY HT FR 4.89 TO 3.33; CHG MOLD BODY WD FR 4.98 TO 2.80; ADD PKG THICKNESS DIM; CHG PKG BOT O LD SURF DIM FR 2.41 TO 2.13; REMOVE LD SURFACE TO MOLDED SURFACE DIM; REMOVE NUMBER & VECTOR PIN LOCATOR FEATURES & DIMS; REMOVE MOLDED SURFACE & DRAFT ANGLE DIMS; ADD BENDED LD OVERALL LEN DIM 2.66; CHG LD WD FR 0.56 TO 0.36; CHG LD THICKNESS FR 0.56 TO 0.36; ADD NOTES SECTION.	26MAR2008	JC/FSCP

**APPROVED**  
 July-14-2008



NOTES: UNLESS OTHERWISE SPECIFIED


- A) DRAWING WITH REFERENCE TO JEDEC TO-92 RECOMMENDATIONS.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DRAWING CONFORMS TO ASME Y14.5M-1994.
- D) TO-92 (92,94,96,97,98) PIN CONFIGURATION:

PIN	92			94			96			97			98		
	P	F	M	P	F	M	B	F	M	P	F	M	P	F	M
1	E	S	S	E	S	S	B	D	G	C	G	D	C	G	D
2	B	D	G	C	G	D	E	S	S	B	D	G	E	S	S
3	C	G	D	B	D	G	C	G	D	E	S	S	B	D	G

LEGEND:

- P - BIPOLAR
- F - JFET
- M - DMOS
- E - EMITTER
- B - BASE
- C - COLLECTOR
- D - DRAIN
- S - SOURCE
- G - GATE

- E) FOR PACKAGE 92, 94, 96, 97 AND 98: PIN CONFIGURATION DRAIN "D" AND SOURCE "S" ARE INTERCHANGEABLE AT JFET "F" OPTION.
- F) DRAWING FILENAME: MKT-ZA03FREV2.



APPROVALS	DATE	 <b>FAIRCHILD</b> SEMICONDUCTOR™
DRAWN: J.U. COMPARATIVO JR.	01APR2008	
CHECKED: L. GALERA		
APPROVED: M.R. GESTOLE		
G.S. BAJE		3LD, TO-92, MOLDED 0.200 IN LINE SPACING LD FORM(J61Z OPTION)
		SCALE: 1:1 SIZE: N/A DRAWING NUMBER: MKT-ZA03F FORMERLY: N/A
		REV: 2 SHEET: 1 OF 1