




Asymmetric Dual N-channel Enhancement-mode Power MOSFETs with Schottky Diode

Simple Drive Requirement

Optimised Power Stage for Synchronous

Buck Converter Applications

RoHS-compliant, halogen-free





CH-1	BV_{DSS}	30V
	$R_{DS(ON)}$	8.5mΩ
	I_D	48A
CH-2	BV_{DSS}	30V
	$R_{DS(ON)}$	3.8mΩ
	I_D	87A

Description

Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The AP6922GMT-HF-3 includes both hi-side ("control") FET and lo-side ("sync") FET, and the required Schottky diode for the power output stage of a synchronous buck converter. It is supplied in the PMPak®5x6 package, which has a foot print compatible with the popular SO-8 and offers a backside heat sink and a lower package profile.



Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		CH-1	CH-2	
V_{DS}	Drain-Source Voltage	30	30	V
V_{GS}	Gate-Source Voltage	± 20	$\pm 12V$	
I_D at $T_C=25^\circ C$	Continuous Drain Current (Chip Limited)	48	87	A
I_D at $T_A=25^\circ C$	Continuous Drain Current ³	15	25.7	A
I_D at $T_A=70^\circ C$	Continuous Drain Current ³	12	20.5	A
I_{DM}	Pulsed Drain Current ¹	40	60	A
P_D at $T_A=25^\circ C$	Total Power Dissipation	3.13	3.9	W
T_{STG}	Storage Temperature Range	-55 to 150		°C
T_J	Operating Junction Temperature Range	-55 to 150		°C

Thermal Data

Symbol	Parameter	Rating		Units
		CH-1	CH-2	
R_{thj-c}	Maximum Thermal Resistance, Junction-case	4	2.8	°C/W
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ³	40	32	°C/W
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ⁴	70	60	°C/W

Ordering Information

AP6922GMT-HF-3TR : in RoHS-compliant halogen-free PMPak®5x6, shipped on tape and reel (3000 pcs/reel)



CH-1 N-channel Electrical Specifications at $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	30	-	-	V
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=12\text{A}$	-	6.5	8.5	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=8\text{A}$	-	9.3	12	$\text{m}\Omega$
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1	1.5	3	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=10\text{V}, I_{\text{D}}=12\text{A}$	-	36	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=24\text{V}, V_{\text{GS}}=0\text{V}$	-	-	10	uA
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Q_g	Total Gate Charge	$I_{\text{D}}=12\text{A}$	-	6.5	10.4	nC
Q_{gs}	Gate-Source Charge		-	1.5	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge		-	3	-	nC
$t_{\text{d}(\text{on})}$	Turn-on Delay Time	$V_{\text{DS}}=15\text{V}$	-	7.5	-	ns
t_r	Rise Time		-	5	-	ns
$t_{\text{d}(\text{off})}$	Turn-off Delay Time	$R_G=3.3\Omega$	-	18	-	ns
t_f	Fall Time		-	7	-	ns
C_{iss}	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	600	960	pF
C_{oss}			-	220	-	pF
C_{rss}	Reverse Transfer Capacitance		-	100	-	pF
R_g	Gate Resistance	$f=1.0\text{MHz}$	-	2.7	5.4	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_{\text{S}}=12\text{A}, V_{\text{GS}}=0\text{V}$	-	-	1.2	V
t_{rr}	Reverse Recovery Time	$I_{\text{S}}=12\text{A}, V_{\text{GS}}=0\text{V},$	-	20	-	ns
Q_{rr}	Reverse Recovery Charge	$dI/dt=100\text{A}/\mu\text{s}$	-	10	-	nC

Notes:

1. Pulse width limited by maximum junction temperature.
2. Pulse test
3. Surface mounted on 1 in² copper pad of FR4 board, t \leq 10sec.
4. Surface mounted on 1 in² copper pad of FR4 board, on steady-state

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.



CH-2 N-channel Electrical Specifications at $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	30	-	-	V
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=20\text{A}$	-	2.9	3.8	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=12\text{A}$	-	4	5.2	$\text{m}\Omega$
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1	1.5	3	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=10\text{V}, I_{\text{D}}=20\text{A}$	-	60	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=24\text{V}, V_{\text{GS}}=0\text{V}$	-	-	100	μA
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}=\pm 12\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Q_g	Total Gate Charge	$I_{\text{D}}=20\text{A}$	-	36	57	nC
Q_{gs}	Gate-Source Charge	$V_{\text{DS}}=15\text{V}$	-	10	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge	$V_{\text{GS}}=4.5\text{V}$	-	20	-	nC
$t_{\text{d}(\text{on})}$	Turn-on Delay Time	$V_{\text{DS}}=15\text{V}$	-	15	-	ns
t_r	Rise Time	$I_{\text{D}}=1\text{A}$	-	10	-	ns
$t_{\text{d}(\text{off})}$	Turn-off Delay Time	$R_{\text{G}}=3.3\Omega$	-	60	-	ns
t_f	Fall Time	$V_{\text{GS}}=10\text{V}$	-	25	-	ns
C_{iss}	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	3900	6240	pF
C_{oss}	Output Capacitance	$V_{\text{DS}}=15\text{V}$	-	500	-	pF
C_{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	400	-	pF
R_g	Gate Resistance	f=1.0MHz	-	1.6	3.2	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Diode+Schottky Forward On Voltage ²	$I_{\text{S}}=1\text{A}, V_{\text{GS}}=0\text{V}$	-	0.48	0.5	V
t_{rr}	Body Diode+Schottky Reverse Recovery Time	$I_{\text{S}}=10\text{A}, V_{\text{GS}}=0\text{V},$ $dI/dt=100\text{A}/\mu\text{s}$	-	25	-	ns
Q_{rr}	Body Diode+Schottky Reverse Recovery Charge		-	15	-	nC

Notes:

1. Pulse width limited by maximum junction temperature.
2. Pulse test
3. Surface mounted on 1 in² copper pad of FR4 board, t < 10sec.
4. Surface mounted on 1 in² copper pad of FR4 board, on steady-state

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.



Typical CH-1 Electrical Characteristics




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics







Fig 3. On-Resistance vs. Gate Voltage



**Fig 4. Normalized On-Resistance
vs. Junction Temperature**



**Fig 5. Forward Characteristic of
Reverse Diode**



**Fig 6. Gate Threshold Voltage vs.
Junction Temperature**



Typical CH-1 Electrical Characteristics (cont.)




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Maximum Continuous Drain Current vs. Case Temperature



Typical CH-2 Electrical Characteristics




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance vs. Gate Voltage




Fig 4. Normalized On-Resistance vs. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage vs. Junction Temperature



Typical CH-2 Electrical Characteristics (cont.)




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics






Fig 12. Maximum Continuous Drain Current vs. Case Temperature



Package Dimensions: PMPak®5x6




BACKSIDE VIEW



SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	0.90	1.00	1.10
b	0.33	0.41	0.51
C	0.20	0.25	0.30
D1	4.80	4.90	5.00
D2	3.61	3.81	3.96
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	2.02	2.22	2.42
e	1.27 BSC		
F	2.55	2.75	2.90
H	0.41	0.51	0.61
I	1.10	1.20	1.30
J	0.40	0.50	0.60
K	0.50	-	-
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
α	0°	-	12°

1. All dimensions are in millimeters.
2. Dimensions do not include mold protrusions.

Marking Information:



Product: AP6922

Package:

GMT = RoHS-compliant halogen-free PMPak®5x6

Date/lot code (YWWSSS)

Y: Last digit of the year

WW: Work week

SSS: Lot code sequence