


Power 2 You

A Guide to Power Supply Management and Control



Board Power Management Functions

LEARN HOW TO:

- » Reduce Power Management Costs
- » Increase System Reliability
- » Reduce the Risk of Circuit Board Respins

Shyam Chandra

Power 2 You

A Guide to Power Supply Management and Control

Shyam Chandra

Copyright © 2010 Lattice Semiconductor Corporation, 5555 NE Moore Court, Hillsboro, Oregon 97124, USA. All rights reserved.

Lattice Semiconductor Corporation, L Lattice Semiconductor Corporation (logo), L (stylized), L (design), Lattice (design), LSC, ispPAC, PAC, PAC-Designer are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Revision History:

April 2010: First Edition

September 2010: Second Edition

While every precaution has been taken in the preparation of this book, the author assumes no responsibility for errors or omissions, or for damages resulting from the use of the information contained herein.

ACKNOWLEDGEMENTS

It takes a team of hardworking professionals to take a collection of documents, ideas, and diagrams and turn them into a finished book. Many thanks to Brian Kiernan, Buck Bartel, Chris Dix, Ed Coughlin, Ed Ramsden, Gordon Hands, Jeff Davis, Jim Krebs, John Alberts, Mark van Wyk, Nancy Knowlton, Shoji Sugawara, Tedarena, Troy Scott, and Vesa Lauri. The contributions and efforts of these individuals helped to make the dream of this book a reality.

ISBN: 978-0-578-06604-2

Table of Contents

Chapter 1. Introduction	1-1
1.1 Power 2 You.....	1-1
What is Power Management?.....	1-1
Typical Board Power Supply Architectures	1-2
Typical Power Management Implementations and Their Drawbacks.....	1-4
1.2 Lattice Power Manager II IC Family	1-5
1.3 PAC-Designer Software.....	1-8
1.4 Summary of Chapters.....	1-8
Chapter 2. Solutions Summary	2-1
2.1 N-Supply Supervisor, Reset Generator and Watchdog Timer	2-1
2.2 Power Supply Sequencing	2-3
Flexible N-Supply Sequencing	2-3
Sequencing with MOSFETs and DC-DC Enables	2-4
2.3 Hot-Swap Controllers	2-6
Hot-Swap Controller Using Soft-Start Mechanism.....	2-6
Hot-Swap Controller with Hysteretic Current Limit Mechanism	2-7
12V/24V Hot-Swap Controller.....	2-8
Negative Supply Hot-Swap Controller.....	2-9
CompactPCI Board Management	2-11
CompactPCI Express Board Management	2-12
2.4 Redundant Supply Management	2-14
Two Rail 5V Power Supply OR'ing (Using MOSFETs).....	2-14

Table of Contents

Power Supply OR'ing of N-Rails Using MOSFETS	2-15
N-rail (12V/24V) OR'ing	2-16
-48V Supply OR'ing Through MOSFETS	2-17
2.5 Power Feed Controllers	2-19
Dual Rail -48V Power Feed Controller	2-19
Three-Channels of a 6V-24V Power Feed System	2-20
Two-Channel +12V & 3.3V Power Feed With Diode OR'ing	2-21
2.6 Trimming and Margining	2-23

Chapter 3. Reset Generators & Supervisors..... 3-1

3.1 Introduction	3-1
Reliable Reset Generation by Monitoring All Supply Rails	3-2
Parts of a Supervisor IC	3-3
Effect of Monitoring Accuracy on System Functionality	3-4
Reduced Accuracy Results in Reducing the Power Supply Tolerance Headroom	3-6
Using a Supervisor IC With an Accuracy Of 1%	3-6
Effects of Fault Detection Delay	3-6
If the Fault Detection Delay is 1ms:	3-7
If the Fault Detection Delay is 50 μ s:	3-7
Supervisors Built Using ADC and a Microcontroller are Slow	3-8
Other Factors Contributing to Increased Reliability	3-8
3.2 N-Supply Supervisor, Reset Generator and Watchdog Timer	3-10
Circuit Operation	3-10
Reset Generator, Supervisor and Watchdog Timer Algorithm	3-11
Parallel Equations of the Algorithm	3-11
Programmable Features	3-11
Additional Features That Can be Added to ProcessorPM-POWR605	3-11
Relevant Power Manager II ICs	3-11

Chapter 4. Power Supply Sequencing 4-1

4.1 Introduction	4-1
Sequencing Power Supplies with Conflicting Sequencing Requirements	4-1
Other Factors Adding Complexity to Sequencing Algorithm	4-2
4.2 Flexible N-Supply Sequencing Using Power Manager II II Devices	4-3
Voltages are Monitored During/After Sequencing	4-3
N-Supply Closed Loop Sequencing Algorithm	4-5
N-supply Closed Loop Sequencing with Failure Monitor Algorithm	4-6
Applying LogiBuilder Instructions to Sequencing Methods	4-6
Advantages of Power Manager II-based Supply Sequencing	4-8

Additional Power Management Functions that can be Integrated into Power Manager II 4-8
 Applicable Power Manager II Devices..... 4-8
 4.3 Sequencing With MOSFETs and DC-DC Converter Enables 4-9
 Circuit Operation 4-9
 Power Sequencing Algorithm..... 4-10
 Applicable Power Manager II Devices..... 4-10

Chapter 5. Hot-Swap Controllers 5-1

5.1 What is a Hot-Swap Controller? 5-1
 Hot-Swap Circuit Design Considerations..... 5-2
 5.2 Implementing a Positive Supply Hot-Swap Controller Using Power Manager II Devices 5-2
 Hot-Swap Controller Using Soft-start 5-3
 Hot-Swap Controller with Hysteretic Current Limit Mechanism 5-4
 12V/24V Hot-Swap Controller..... 5-8
 5.3 Implementing a Negative Supply Hot-Swap Controller 5-13
 Controlling Current Inrush While Operating the MOSFET in its Safe Operating Area 5-14
 Customizing the -48V Hot-Swap Controller 5-15
 5.4 CompactPCI Board Management 5-16
 CompactPCI Express Board Management 5-19

Chapter 6. Power Supply OR'ing Controllers 6-1

6.1 What is Power Rail OR'ing? 6-1
 6.2 Challenges of Designing a MOSFET OR'ing Circuit 6-2
 6.3 +5v Power Supply OR'ing (Using MOSFETs) Circuit 6-3
 6.4 Power Supply OR'ing of Three or More 5V Supply Rails Using MOSFETS 6-5
 6.5 N-rail (12V/24V) OR'ing..... 6-7
 6.6 -48V Supply OR'ing Through MOSFETS 6-10

Chapter 7. Power Feed Controllers 7-1

7.1 What are Power Feed Controllers? 7-1
 7.2 Dual Rail -48V Supply Feed..... 7-1
 Circuit Operation 7-2
 Algorithm..... 7-3
 Programmable Features of this Circuit..... 7-4
 Applicable devices:..... 7-4
 7.3 Three Channels of a +12V Power Feed System 7-4
 Circuit Operation 7-5
 Dual Current Level Hysteretic Control 7-6
 Algorithm for Each Power Feed Channel..... 7-7
 Programmable Features of Power Feed..... 7-7

Table of Contents

Integrating Other Payload Power Management Functions into the ispPAC-POWR1014A Device ...	7-7
Applicable Power Manager II Devices.....	7-8
7.4 2-Channel +12V & 3.3V Power Feed With MOSFET OR'ing	7-8
Circuit Operation	7-9
During Operation.....	7-
ispPAC-POWR1014A (MicroTCA) Power Feed Algorithm.....	7-10
Programmable Features	7-
Other Functional Enhancements.....	7-11
Applicable Power Manager II Devices.....	7-11

Chapter 8. Margining and Trimming 8-1

8.1 What is Voltage Margining?	8-1
8.2 Voltage Margining Implementation.....	8-1
8.3 What is Trimming?	8-2
Typical Applications That Require Power Supply Trimming.....	8-3
8.4 Trimming and Margining – Principle of Operation	8-3
Power Manager II TrimCell Architecture	8-4
Power Manager II Integrates Multiple TrimCells	8-6
Closed Loop Trim - Mode Operation of TrimCell	8-7
Closed Loop Trim and Closed Loop Margining Using a Microcontroller.....	8-8
Interfacing Power Manager II with a DC-DC converter	8-9
Designing Trimming and Margining Networks using PAC-Designer Software.....	8-11
Creating a DC-DC Converter Library Entry	8-11

Chapter 9. Design Tools for Power Manager II 9-1

9.1 PAC-Designer: Power Management Design Tool	9-1
Benefits of Software-Driven Programmable Hardware Design	9-2
9.2 PAC-Designer Overview	9-3
Selecting the Power Manager II Device from a Design Specification	9-3
Power Manager II Design Example.....	9-5
Design Flow.....	9-6
9.3 Example Design Resources.....	9-6
9.4 Designing PCI-Express Add-on Card Power Management Using an ispPAC-POWR1014A Device ...	9-7

Introduction

1.1 Power 2 You

This book provides technical details and design considerations for implementing the common circuit board power management functions shown as 3-D blocks in [Figure 1-1](#) and [Figure 1-2](#). This book also provides generalized cost effective solutions for each of these functions that can be customized to meet a circuit board's specific voltage, current and control environment.

For readers viewing this document in .pdf format, the 3-D blocks in [Figure 1-1](#) and [Figure 1-2](#) are hyperlinked to the appropriate section of Chapter 2, where multiple circuit options are provided for that particular power management function. Each of the circuit options hyperlink to a detailed description in the relevant chapters.

If you are already familiar with Lattice Semiconductor Power Manager II devices and need to find a solution for a power management function:

1. Click on the required power management block in [Figure 1-1](#).
2. You will automatically navigate to the section of Chapter 2 that provides multiple circuit options for the selected power management function.
3. Click on the relevant circuit option.
4. You will automatically navigate to the detailed description of that circuit diagram.

If you wish to read about the general board power management blocks, the design criteria and circuit options, read this chapter. After reading this chapter, you can skip [Chapter 2 - "Solutions Summary"](#) on page 2-1 and continue with [Chapter 3 - "Reset Generators & Supervisors"](#) on page 3-1.

What is Power Management?

Every circuit board is powered from one or more sources called the input, or primary, power supplies. And, every circuit board performs one or more functions using a number of ICs, such as ASICs, CPUs, FPGAs, and so on. These ICs are called the payload ICs. The circuit board generates multiple power rails from the input supplies to power these payload ICs, using board

mounted supplies called primary and secondary supplies. The term ‘Power Management’ in this book includes all power rail control functions implemented in a circuit board. Typically, input power rails are controlled by power management functions such as hot-swap control and redundant power rail control. On the payload side, power management functions include sequencing, monitoring, supervisory signal generation, trimming and margining.

Typical Board Power Supply Architectures

Circuit boards can be broadly classified into two types:

1. Boards that derive input power supply from a backplane with its power always on and the boards plugged into or extracted from the backplane without turning the power off – these are called hot-swappable boards, shown in Figure 1-1.
2. Boards that derive power from an external power supply that is turned on after the board is connected and is turned off before the board is disconnected – these are called non hot-swappable boards.

There are solutions to implement all of the critical power supply control functions. Advanced power supply designers can click on any of the hyperlinked functions to see the solution. To learn the background of all these functions, continue reading this chapter.

Figure 1-1. Power Management in a Hot-Swappable Circuit Board. (If viewing this document in .pdf format, click on any of the 3-D blocks to jump to implementation details.)




Figure 1-1 illustrates the power supply architecture of a circuit board with the common power management blocks shown in 3-D. A hot-swappable board derives its power from one or more supplies from the backplane. There can be more than one set of supplies sourced from the backplane, so these boards are operational even when one of the supplies fails. The backplane supplies in Figure 1-1 are also called the primary supplies.

In systems that require high availability, such as telecom / datacom systems, backplanes provide redundant supplies called on-line and standby power. The **Power Supply OR'ing Controller, also called the redundant power supply controller**, selects between the online and standby supplies to derive the power to the board. (Refer to “2.4 Redundant Supply Management” on page 2-14.)

In order to extract and reinsert the boards from the backplane without disturbing the other boards plugged into the same backplane, a **hot-swap controller** function is implemented on each of these circuit boards.

(Refer to “2.3 Hot-Swap Controllers” on page 2-6.) In some cases, the supply rail output from the hot-swap controller feeds one or more DC-DC converters, shown in Figure 1-1 as ‘DC-DC Primary’ supplies.

Primary supplies are used to derive one or more main payload supply rails, which are also called secondary supply rails and are shown in Figure 1-1 as the ‘DC-DC Secondary’ supplies. These secondary supplies may have to be sequenced either through the DC-DC converter enable signals or through MOSFETs. Sequencing of these supplies is controlled by the **sequence controller**. (Refer to “2.2 Power Supply Sequencing” on page 2-3.) After all supplies are sequenced, the **reset generator** starts the board’s normal operation by releasing the reset signal to the CPU. (Refer to “2.1 N-Supply Supervisor, Reset Generator and Watchdog Timer” on page 2-1.) The **voltage and current are monitored** for faults and board shut down or reset generation functions are initiated as a result. (Refer to “2.1 N-Supply Supervisor, Reset Generator and Watchdog Timer” on page 2-1.) In addition, monitoring these lower voltages for faults should take into consideration, and compensate for, other error sources such as the ground voltage difference between the supply and the monitoring device. For example, the fault level of 1.2V is $1.2V * 5\% = \pm 60mV$. The ground voltage difference between different points in the circuit board can be as much as 20mV to 30mV. To compensate for the error, differential sensing, as shown in Figure 3-9 on page 9, is used.


Modern ICs require lower core voltages (1.2V or lower) with high current capacity (10A or higher) with reduced voltage tolerance. To meet these stringent supply requirements, a power supply **trimming controller** is often required. (Refer to “2.6 Trimming and Margining” on page 2-23.)

For quality assurance purposes, four-corner testing of boards (voltage and temperature) frequently requires margining of supplies. These boards use **margining controllers**. (Refer to “2.6 Trimming and Margining” on page 2-23.)

In some applications, such as GSM basestation boards, microwave boards and boards supporting hot-pluggable mezzanine cards, it may be necessary to power an external unit, such as a remote radio head or an outdoor antenna, or supply power to an AMC. To support these functions, the **power feed controller** is required. (Refer to “2.5 Power Feed Controllers” on page 2-19.)

Figure 1-2 shows the power management requirements in a non hot-swappable circuit board. These boards require primary and secondary power management controllers, as shown in Figure 1-2. The only primary power management function that is not relevant in these non-hot-swappable boards is the hot-swap controller. Systems that typically require non-hot-swappable boards include routers in “pizza-box” form factor, personal computers and medical ultrasound systems.

Figure 1-2. Power Management in a Non-Hot-Swappable Circuit Board. (If viewing this document in .pdf format, click on any of the 3-D blocks to jump to implementation details.)



Typical Power Management Implementations and Their Drawbacks

The power rails in a board currently are managed by simple, single function integrated circuits (ICs) on both the primary and secondary sides. On the input side, each function shown in Figure 1-1 requires different ICs, depending on the rail voltage, board power and other control specifications.

Modern circuit boards with complex payload ICs typically require five or more secondary power rails. Monitoring, sequencing and the generation of resets in these boards require multiple single function ICs.

Together, the power management section requires multiple types of single function power management ICs in a given system. This results in a larger bill of materials (BOM), higher cost of inventory and assembly, as well as reduced reliability.

The cost of the power management portion in a circuit board increases with the number of rails, and the number of power management functions. Lower cost single function power management ICs are usually less accurate in monitoring for faults, resulting in reduced board reliability.

In order to reduce the number of secondary power management ICs, some designs use microcontrollers with an Analog-to-Digital (ADC) converter to monitor power supplies and use software to adapt to board-specific requirements. These microcontrollers are too slow to respond to power supply faults (5 to 10ms) and are unreliable, as they use hundreds of lines of code to perform power management functions and require a watchdog timer to monitor software flow. Microcontrollers are also used because the changes to power management can be met simply by changing software, as opposed to modifying the circuit board layout. However, modifications to software are almost always avoided, as most companies have strict control over software releases.

The ideal power management solution is the one that has the following characteristics:

1. Lower cost and reduced bill of material, and flexibility to meet individual board power management needs.
2. Increased board reliability through increased supply fault monitoring accuracy.

3. Reduced risk of circuit board re-layout to board power management through programmability.


This book details how a Lattice Power Manager II device can integrate all of these functions. Because these devices are in-system programmable, each device can be programmed to meet a wide variety of circuit board functions.

1.2 Lattice Power Manager II IC Family

There are five members in the Power Manager II family of devices: ispPAC[®]-POWR1220AT8, ispPAC-POWR1014A, ispPAC-POWR1014, ispPAC-POWR607 and ProcessorPM[™]-POWR605.

Figure 1-3 shows the part numbering convention of the Lattice Power Manager II product family.


Figure 1-3. Lattice Power Manager II Family Part Numbers Indicate I/O Resources



While the largest device, the ispPAC-POWR1220AT8, can be used to implement complex power management functions, the smallest device, the ProcessorPM-POWR605, can be used to implement power management functions for a wide variety of microprocessors and DSPs. All Power Manager II devices can be programmed in-system through the JTAG interface. The power management algorithm can be designed using the PAC-Designer[®] software tool that can be downloaded from the Lattice website free of charge.

Figure 1-4 shows the architecture of the largest member of the family, the ispPAC-POWR1220AT8.

Figure 1-4. ispPAC-POWR1220AT8 Device Block Diagram




This device can manage up to 12 supply rails and generate 20 outputs (including four programmable MOSFET drive outputs) using its on-chip 48-macrocell ruggedized CPLD. All supply voltages can be measured using the on-chip 10-bit ADC device via the I²C interface. This device also supports trimming and margining of up to eight DC-DC converters. Various time delays used in the power management algorithm can be realized by four on-chip programmable hardware timers.

The ispPAC-POWR1220AT8 device can integrate the following power management functions:

- Power supply OR'ing
- Positive rail power feed to external system
- Hot-swap controller for positive voltage rail
- Sequencing
- Voltage and current monitoring
- Reset generation
- Trimming and margining
- Watchdog timer

Figure 1-5 is a block diagram of the next members of the Lattice Power Manager II family, the ispPAC-POWR1014 and ispPAC-POWR1014A.

Figure 1-5. Block Diagram of ispPAC-POWR1014 & ispPAC-POWR1014A Devices




These devices can monitor up to 10 supply rails and generate 14 power management control outputs (including two programmable MOSFET drivers) using an on-chip 24-macrocell PLD block. The ispPAC-POWR1014A device provides a 10-bit ADC and an I²C interface to measure all supply voltages. Various time delays used in the power management algorithm can be realized by four on-chip programmable hardware timers.

The ispPAC-POWR1014/A devices can integrate the following power management functions:

- Power Supply OR'ing
- Hot-swap controller for positive voltage rail
- Positive or negative power feed controller
- Sequencing
- Voltage and current monitoring
- Reset generation, sequencing
- Watchdog timer

The ispPAC-POWR607 device shown in [Figure 1-6](#) can monitor up to six supplies and supports seven outputs (including two MOSFET drivers) that are controlled by the on-chip 16-macrocell PLD. Various time delays used in the power management algorithm can be realized by four on-chip programmable hardware timers.

Figure 1-6. Block Diagram of an ispPAC-POWR607 Device




This device can be powered down using a digital signal. The ispPAC-POWR607 device can be used for the following functions:

- Power Supply OR'ing
- Hot-swap controller for positive voltage rail
- Hot-swap controller for negative voltage rail
- Positive or negative power feed controller sequencing
- Reset generation
- Watchdog timer

[Figure 1-7](#) shows the ProcessorPM-POWR605 device, which is ideal for implementing power management functions for any processor or DSP. This device can monitor up to six supplies and generate five outputs that are controlled by the on-chip 16-macrocell PLD. Various time delays used in the power management algorithm can be realized by four on-chip programmable hardware timers.

Figure 1-7. Architecture of the ProcessorPM-POWR605 Device



The ProcessorPM-POWR605 device can be used to integrate the following functions:

- Voltage supervision
- Reset generation
- Watchdog timer

1.3 PAC-Designer Software

Board-specific power management is implemented using the PAC-Designer software: an intuitive, user-friendly software tool set. The PAC-Designer software enables the following:

1. Configure voltage monitoring thresholds for a given voltage rail.
2. Configure MOSFET driver characteristics to meet turn on and off ramp rates.
3. Implement power management functions such as hot-swap controller, sequencer, reset generator through LogiBuilder (simple configurable sequencer steps and logic equations).
4. Simulate the power management algorithm using either high-end tools such as Aldec[®] Active-HDL[™] or Mentor Graphics[®] ModelSim[™], or use the waveform simulator built into the software.
5. Calculate the resistor values to be connected between the Power Manager II devices and the DC-DC converters for implementing Trimming and Margining functions.
6. Generate JEDEC files and SVF files for programming the device using standard programming methods.

1.4 Summary of Chapters

This book has nine chapters. [Chapter 3](#) to [Chapter 8](#) each cover a power management function in detail.

[Chapter 1 - “Introduction” on page 1-1](#) – summarizes the power management functions, explains drawbacks of traditional power management solutions, and provides a brief introduction to Lattice Power Manager II products.

[Chapter 2 - “Solutions Summary” on page 2-1](#) – is a summary of all of the solutions provided for each of the power management functions shown in [Figure 1-1](#).

[Chapter 3 - “Reset Generators & Supervisors” on page 3-1](#) – describes reset generator supervisor and watchdog timer and identifies some of the common pitfalls to avoid in voltage supervision and reset generation in circuit boards with multiple power supplies.

[Chapter 4 - “Power Supply Sequencing” on page 4-1](#) – shows how a flexible power supply sequencing arrangement provides a solution. This section also describes software-based sequencing methodology.

[Chapter 5 - “Hot-Swap Controllers” on page 5-1](#) – describes design considerations for implementing hot-swap controllers and selecting MOSFETs. This chapter also provides hot-swap controller solutions for positive rail, negative rail, and multiple backplane rails.

[Chapter 6 - “Power Supply OR’ing Controllers” on page 6-1](#) – describes the design considerations and provides N-rail positive and negative rail OR’ing solutions.

[Chapter 7 - “Power Feed Controllers” on page 7-1](#) – provides design considerations for implementing power feed controllers and selecting MOSFETs. N-supply positive and negative rail power feed, and MicroTCA power module design, are also discussed.

[Chapter 8 - “Margining and Trimming” on page 8-1](#) – describes the need for trimming and margining of supplies, provides trimming and margining solutions, and describes how to implement these designs using software.

[Chapter 9 - “Design Tools for Power Manager II” on page 9-1](#) – describes the software flow, provides a description of each of the steps, and describes software implementation of complex power management designs.

This page intentionally left blank.