

2.25MHz 1A Synchronous Step-Down Converter


General Description

The RT8057 is a high efficiency Pulse-Width-Modulated (PWM) step-down DC/DC converter, capable of delivering 1A output current over a wide input voltage range from 2.7V to 5.5V. The RT8057 is ideally suited for portable electronic devices that are powered from 1-cell Li-ion battery or from other power sources such as cellular phones, PDAs, handheld devices, game console and related accessories.

The internal synchronous rectifier with low $R_{DS(ON)}$ dramatically reduces conduction loss at PWM mode. No external Schottky diode is required in practical applications. The RT8057 enters Low Dropout Mode when normal Pulse -Width Mode cannot provide regulated output voltage by continuously turning on the upper P-MOSFET. The RT8057 enters shut-down mode and consumes less than $1\mu A$ when the EN pin is pulled low. The switching ripple is easily smoothed-out by small package filtering elements due to a fixed operating frequency of 2.25MHz.

The RT8057 is available in a small WDFN-6SL 2x2 package.

Ordering Information



Note:

Richtek products are:

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.


Features

- 2.7V to 5.5V Wide Input Operation Range
- 2.25MHz Fixed-Frequency PWM Operation
- Up to 1A Output Current
- Up to 90% Efficiency
- 0.6V Reference Allows Low Output Voltage
- Internal Soft-Start
- No Schottky Diode Required
- Internal Compensation to Reduce External Components
- Low Dropout Operation: 100% Duty Cycle
- RoHS Compliant and Halogen Free

Applications

- Portable Instruments
- Game Console and Accessories
- Microprocessors and DSP Core Supplies
- Cellular Phones
- Wireless and DSL Modems
- PC Cards

Pin Configurations




Marking Information



J7 : Product Code W : Date Code




Typical Application Circuit



Function Pin Description

Pin No.	Pin Name	Pin Function
1	LX	Switch Node. Connect to the external inductor.
2	NC	No Internal Connection. Connect to GND.
3	FB	Feedback Pin. Connect to the external resistor divider.
4	EN	Chip Enable (Active High).
5	VIN	Power Input. Connect to the input capacitor.
6, 7 (Exposed Pad)	GND	Power GND. The Exposed Pad must be soldered to a large PCB and connected to GND for maximum power dissipation.

Function Block Diagram





Absolute Maximum Ratings (Note 1)

• Supply Input Voltage, V _{IN}	6.5V
 Power Dissipation, P_D @ T_A = 25°C 	
WDFN-6SL 2x2	0.606W
Package Thermal Resistance (Note 2)	
WDFN-6SL 2x2, θ_{JA}	165°C/W
WDFN-6SL 2x2, θ_{JC}	8.2°C/W
• Lead Temperature (Soldering, 10 sec.)	260°C
• Junction Temperature	150°C
• Storage Temperature Range	-65°C to 150°C
ESD Susceptibility (Note 3)	
HBM	2kV
MM	200V

Recommended Operating Conditions (Note 4)

•	Supply Input Voltage, V _{IN}	2.7V to 5.5V	
•	Junction Temperature Range	-40°C to 125°	,C
		1000 : 000	_

• Ambient Temperature Range ------ -40°C to 85°C

Electrical Characteristics

(V_{IN} = 3.6V, T_A = 25°C unless otherwise specified)

Pai	rameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Output Current		lout	V _{IN} = 2.7V to 5.5V			1	Α
Quiescent Cur	rent	IQ	I _{OUT} = 0mA		81		μΑ
Reference Vol	togo	V_{REF}		-2		2	- %
Reference voi	lage		Note 5	-2.5		2.5	
Linder Veltege	Lookout Throobold	.,	V _{IN} Rising	2	2.2	2.4	٧
Under Voltage Lockout Threshold		Vuvlo	Hysteresis	1	0.2		V
Shutdown Cur	rent	I _{SHDN}		1	0.1	1	μΑ
Switching Fred	quency			ŀ	2.25		MHz
EN Threshold	Logic-High	ViH		1		V _{IN}	V
Voltage	Logic-Low	V _{IL}			-	0.4	٧
Thermal Shutdown Temperature		T _{SD}		1	150		ç
Switch On Resistance	High Side	R _{DS(ON)_H}	I _{SW} = 0.2A		250	-	mΩ
	Low Side	R _{DS(ON)_L}	I _{SW} = 0.2A	1	200		mΩ
Peak Current Limit		I _{LIM}		1.1	1.5	2	Α
Output Voltage Line Regulation			V _{IN} = 2.7V to 5.5V			1	%/V
Output Voltage Load Regulation			0mA < I _{OUT} < 0.6A			1	%
Start-Up Time		t _{ss}	Guaranteed by Design	200	300	400	μS


RT8057





- **Note 1.** Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
- Note 2. θ_{JA} is measured in natural convection at $T_A = 25^{\circ}C$ on a low-effective thermal conductivity test board of JEDEC 51-3 thermal measurement standard. The measurement case position of θ_{JC} is on the exposed pad of the package.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5. The reference voltage accuracy is $\pm 2.5\%$ at recommended ambient temperature range, guaranteed by design.





Typical Operating Characteristics





















































Application Information

The basic RT8057 application circuit is shown in Typical Application Circuit. External component selection is determined by the maximum load current and begins with the selection of the inductor value and operating frequency followed by C_{IN} and C_{OUT} .

Output Voltage Setting

The output voltage is set by an external resistive divider according to the following equation:

$$V_{OUT} = V_{REF} \times (1 + \frac{R1}{R2})$$

where VREF equals to 0.6V typical. The resistive divider allows the FB pin to sense a fraction of the output voltage as shown in Figure 1.




Figure 1. Setting the Output Voltage

Soft-Start

The RT8057 contains an internal soft-start clamp that gradually raises the clamp on the FB pin.

100% Duty Cycle Operation

When the input supply voltage decreases toward the output voltage, the duty cycle increases toward the maximum on-time. Further reduction of the supply voltage forces the main switch to remain on for more than one cycle, eventually reaching 100% duty cycle.

The output voltage will then be determined by the input voltage minus the voltage drop across the internal P-MOSFET and the inductor.

Low Supply Operation

The RT8057 is designed to operate down to an input supply voltage of 2.7V. One important consideration at low input supply voltages is that the $R_{DS(ON)}$ of the P-Channel and N-Channel power switches increases. The user should calculate the power dissipation when the RT8057 is used at 100% duty cycle with low input voltages to ensure that thermal limits are not exceeded.

Under Voltage Protection (UVP)

The output voltage can be continuously monitored for under voltage protection. When the output voltage is less than 33% of its set voltage threshold after OCP occurs, the under voltage protection circuit will be triggered to auto re-softstart.

Input Voltage Over Voltage protection (V_{IN} OVP)

When the input voltage (V_{IN}) is higher than 6V, V_{IN} OVP will be triggered and the IC stops switching. Once the input voltage drops below 6V, the IC will return to normal operation.

Output Over Voltage Protection (Vout OVP)

When the output voltage exceeds more than 5% of the nominal reference voltage, the feedback loop forces the internal switches off within $50\mu s$. Therefore, the output over voltage protection is automatically triggered by the loop.

Short Circuit Protection

When the output is shorted to ground, the inductor current decays very slowly during a single switching cycle. A current runaway detector is used to monitor inductor current. As current increases beyond the control of current loop, switching cycles will be skipped to prevent current runaway from occurring.

Table 1. Inductors

Component Supplier	Series	Inductance (mH)	DCR (mW)	Current Rating (mA)	Dimensions (mm)
TAIYO YUDEN	NR 4018 T2R2M	2.2μΗ	60	2700	4 X 4 X 1.8



CIN and COUT Selection

The input capacitance, C_{IN} , is needed to filter the trapezoidal current at the source of the top MOSFET. To prevent large ripple voltage, a low ESR input capacitor sized for the maximum RMS current should be used. RMS current is given by :

$$I_{RMS} = I_{OUT(MAX)} \frac{V_{OUT}}{V_{IN}} \sqrt{\frac{V_{IN}}{V_{OUT}}} - 1$$

This formula has a maximum at $V_{\text{IN}} = 2V_{\text{OUT}}$, where $I_{\text{RMS}} = I_{\text{OUT}}/2$. This simple worst case condition is commonly used for design because even significant deviations do not result in much difference. Choose a capacitor rated at a higher temperature than required.

Several capacitors may also be paralleled to meet size or height requirements in the design.

The selection of C_{OUT} is determined by the effective series resistance (ESR) that is required to minimize voltage ripple and load step transients, as well as the amount of bulk capacitance that is necessary to ensure that the control loop is stable. Loop stability can be checked by viewing the load transient response. The output ripple, ΔV_{OUT} , is determined by :

$$\Delta V_{OUT} \le \Delta I_{L} \left[ESR + \frac{1}{8fC_{OUT}} \right]$$

The output ripple is highest at maximum input voltage since ΔI_L increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS

current handling requirements. Dry tantalum, special polymer, aluminum electrolytic and ceramic capacitors are all available in surface mount packages. Special polymer capacitors offer very low ESR, but have lower capacitance density than other types. Tantalum capacitors have the highest capacitance density, but it is important to only use types that have been surge tested for use in switching power supplies. Aluminum electrolytic capacitors have significantly higher ESR, but can be used in cost-sensitive applications provided that consideration is given to ripple current ratings and long term reliability. Ceramic capacitors have excellent low ESR characteristics, but can have a high voltage coefficient and audible piezoelectric effects.

The high Q of ceramic capacitors with trace inductance can also lead to significant ringing.

Using Ceramic Input and Output Capacitors

Higher value, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. However, care must be taken when these capacitors are used at the input and output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, V_{IN} . At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at V_{IN} large enough to damage the part.

Table 2. Capacitors for CIN and COUT

Component Supplier		Part No.	Capacitance (mF)	Case Size	
	MuRata	GRM31CR71A475KA01	4.7μF	1206	
MuRata		GRM31CR71A106KA01	10μF	1206	



Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications of the RT8057, the maximum junction temperature is 125°C and T_A is the ambient temperature. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For WDFN-6SL 2x2 packages, the thermal resistance, θ_{JA} , is 165°C/W on a standard JEDEC 51-3 single-layer thermal test board. The maximum power dissipation at T_A = 25°C can be calculated by the following formula:

 $P_{D(MAX)}$ = (125°C - 25°C) / (165°C/W) = 0.606W for WDFN-6SL 2x2 package

The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance, θ_{JA} . For the RT8057 package, the derating curve in Figure 2 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 2. Derating Curve for the RT8057 Package

Layout Considerations

Follow the PCB layout guidelines for optimal performance of the RT8057.

- $_{
 m N}$ Connect the terminal of the input capacitor(s), $C_{
 m IN}$, as close as possible to the VIN pin. This capacitor provides the AC current into the internal power MOSFETs.
- LX node experiences high frequency voltage swing and should be kept within a small area. Keep all sensitive small-signal nodes away from the LX node to prevent stray capacitive noise pick up.
- Flood all unused areas on all layers with copper. Flooding with copper will reduce the temperature rise of power components. Connect the copper areas to any DC net (V_{IN}, V_{OUT}, GND, or any other DC rail in the system).
- $\}$ Connect the FB pin directly to the feedback resistors. The resistive voltage divider must be connected between V_{OUT} and GND.

LX should be connected to inductor by wide and short trace. Keep sensitive components away from this trace.






Figure 3. PCB Layout Guide



Outline Dimension





DETAIL APin #1 ID and Tie Bar Mark Options

Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Compleal	Dimensions I	In Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.200	0.350	0.008	0.014	
D	1.900	2.100	0.075	0.083	
D2	1.550	1.650	0.061	0.065	
Е	1.900	2.100	0.075	0.083	
E2	0.950	1.050	0.037	0.041	
е	0.6	550	0.026		
L	0.200	0.300	0.008	0.012	

W-Type 6SL DFN 2x2 Package

Richtek Technology Corporation

Headquarter

5F, No. 20, Taiyuen Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789 Fax: (8863)5526611

Richtek Technology Corporation

Taipei Office (Marketing)

5F, No. 95, Minchiuan Road, Hsintien City

Taipei County, Taiwan, R.O.C.

Tel: (8862)86672399 Fax: (8862)86672377

Email: marketing@richtek.com

Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.