

Multifunction LCD Segment Drivers $\sim_{\rm Free}^{\rm Pb}$

MAX 196 segments (SEG49xCOM4) **BU97981xxx Series**

Features

- Integrated RAM for display data (DDRAM): 49 x4 bit (Max 196 Segment)
- LCD drive output:
- 4 Common output, Max 49 Segment output
- Integrated 3ch LED driver circuit
- Segment/ LED (Max 3port) output mode selectable
- Segment/ GPO (Max 31port) output mode selectable
- Support PWM generation from ext. or internal clock
- (Resolution: 8bit mode/12bit mode selectable)
- Support standby mode
- Integrated Power-on-Reset circuit (POR)
- Integrated Oscillator circuit
- No external component
- Low power consumption design
- Independent power supply for LCD driving
- Support Blink function (Blink frequency 1.6, 2.0, 2.6, 4.0Hz selectable)

Applications

- Telephone
- FAX
- Portable equipment (POS, ECR, PDA etc.) DSC
- DVC
- Car audio Home electrical appliance
- Meter equipment

etc.

Typical Application Circuit


BU97981KV LED/GPO using case

- LED : 3port
- GPO
- LCD : 164seg

Key Specifications	
Supply Voltage Range:	+1.8V to +3.6V
LCD drive power supply Range:	+3.3V to +5.5V
Operating Temperature Range:	-30°C to +75°C
Max Segments:	
BU97981KV	196 Segments
BU97981MUV	168 Segments
Max GPO outputs:	-
BU97981KV	31port
BU97981MUV	27port
Max LED drive outputs:	
BU97981KV	3port
BU97981MUV	3port
 Display Duty: Static. 	1/3, 1/4 selectable
Bias:	Static, 1/3
 Integrated regulator for LCD drive 	e:
3.2, 3.3, 3.4, 4.4, 4.5, 4	.6, 5.0V selectable
■ Interface: 3w	vire serial interface

Packages

W (Typ.) x D (Typ.) x H (Max.)






Figure 1. Typical application circuit

OProduct structure : Silicon monolithic integrated circuit OThis product is not designed protection against radioactive rays.

Block Diagrams / Pin Configurations / Pin Descriptions

BU97981KV

COM0.. .COM3 SEG0 VSS2 SEG48 SEG35 SEG34 SEG34 SEG33 SEG33</ -Ø -121 <u>N</u> N -8 X VLCD-X Segment driver LCD voltage Generator common driver Segment driver/GPO Segment driver/LED 32 SEG19 SEG18 SEG17 SEG16 Ref Voltag Circuit 49 SEG36 SEG37 GPO/LED Controller SEG38 LCD BIAS SELECTOR SEG39 SEG40 SEG15 П blink timing generator SEG41 SEG14 commor counter DDRAM GPO data latch PWM Generator SEG42 SEG13 SEG43 SEG12 SEG11 SEG10 SEG9 SEG8 SEG8 SEG7 SEG44 VSS SEG46 SEG47 INH6 ommand registe Data Decoder SEG48 VSS2 SEG6 OSCILLATOR Power On Rese PWMOUT SEG5 serial inter face SEG4 1 Output Controlle VDD--\$ IF FILTER ╶┨╒╒╒╘╒╘╒╴ vss--🕁 鹵 ¢ 凶 戉 TEST1 CSB SD SCL PWMOUT

Figure 2. Block Diagram

Figure 3. Pin Configuration (TOP VIEW)

Terminal	Terminal number	I/O	unused case	Function									
CSB	1	I	-	Chip select: "L" active									
SCL	2	I	-	Serial data transfer clock									
SD	3	I	-	Input serial data									
VDD	4	-	-	Power supply for LOGIC									
CLKIN 64 I OPEN/W			OPEN / VSS	External clock input terminal (for display/PWM using selectable) Support Hi-Z input mode at internal clock mode									
TEST1	5	I	-	TEST terminal (Please connect VSS terminal)									
VSS1	6	-	-	GND									
VLCD	8	-	-	Power supply for LCD									
INHb	7	I	VDD	Display turning on/off select terminal H: turning on display, L: turning off display INHb = "L": All SEG/COM terminal : output VSS level GPO terminal : output VSS level LED drive terminal : output Hi-Z									
PWMOUT	63	0	OPEN	PWM output for LED2 group									
COM0 to 3	9 to 12	0	OPEN	COMMON output for LCD									
SEG0 to 14	13 to 27	0	OPEN	SEGMENT output for LCD									
SEG15 to 45	28 to 58	0	OPEN	SEGMENT output for LCD/GPO									
SEG46 to 48	59 to 61	0	OPEN	SEGMENT output for LCD/LED driver									
VSS2	62	-	GND	GND (for SEG46-48 / LED driver)									

Table 1 Pin Description

www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. TSZ22111 · 15 · 001

15

16

17

18

19

20

21

22

23

24

25

26

27

28

31 30

SEG18 SEG17 SEG16

SEG2

SEG3

SEG4

SEG5

SEG6

SEG7

SEG8

SEG9

SEG10

SEG11

SEG12

SEG13

SEG14

SEG15

Block Diagrams / Pin Configurations / Pin Descriptions - continued






Figure 4. Block Diagram

Figure 5. Pin Configuration (BOTTOM VIEW)

37

SEG23

SEG22

40

SEG27 SEG25 SEG24

CSB SCL SD VDD VDD VDD VDD VDD VDD COM0 COM0 COM1 SEG0 SEG0

1 2 3 4 5 6 7 8 9 10 11 12 13 14

EXT-PAD

36 35 34 33 32

SEG21

SEG20 SEG19

56

55

54

52

51

49

48

46

45

44

43

SEG 29

SEG28 SEG26

CLKIN VSS2

SEG41

SEG40 53

SEG39

SEG38

SEG37 50

SEG36

SEG35

SEG34 47

SEG33

SEG32

SEG31

SEG30

Terminal	Terminal number	I/O	unused case	Function
CSB	1	I	-	Chip select: "L" active
SCL	2	I	-	Serial data transfer clock
SD	3	I	-	Input serial data
VDD	4	-	-	Power supply for LOGIC
CLKIN	56	I	OPEN / VSS	External clock input terminal (for display/PWM using selectable) Support Hi-Z input mode at internal clock mode
TEST1	5	I	-	TEST terminal (Please connect VSS terminal)
VSS1	6	-	-	GND
VLCD	8	-	-	Power supply for LCD
INHb	7	I	VDD	Display turning on/off select terminal H: turning on display, L: turning off display INHb = "L": All SEG/COM terminal : output VSS level GPO terminal : output VSS level LED drive terminal : output Hi-Z
COM0~3	9-12	0	OPEN	COMMON output for LCD
SEG0~11	13-24	0	OPEN	SEGMENT output for LCD
SEG12~38	25-51	0	OPEN	SEGMENT output for LCD/GPO
SEG39~41	52-54	0	OPEN	SEGMENT output for LCD/LED driver
VSS2	55	-	GND	GND (for SEG39-41 / LED driver)
EXT-PAD	-(*1)	-	VSS	substrate

Table 2 Pin Description

*1: To radiate heat, please contact a board with the EXT-PAD which is located at the bottom side of VQFN56AV8080 package.

Please supply VSS level or Open state as the input condition for this PAD.

Absolute Maximum Ratings (VSS=0V)

Parameter	Symbol	Ratings	Unit	Remarks
Power supply voltage 1	VDD	-0.3 to +4.5	V	Power supply
Power supply voltage 2	VLCD	-0.5 to +7.0	V	Power supply for LCD
Allowable loss	Pd	1.0* ¹	w	BU97981KV
Allowable loss	Pu	3.6 ^{*2}	VV	BU97981MUV
Input voltage range	VIN	-0.5 to VDD+0.5	V	
Operational temperature range	Topr	-30 to +75	°C	
Storage temperature range	Tstg	-55 to +125	°C	
	lout1	5	mA	SEG output
Output ourroat	lout2	5	mA	COM output
Output current	lout3	10	mA	GPO output
	lout4	50	mA	LED output

When use more than Ta=25 C, subtract 10mW per degree. (using ROHM standard board) (board size : 70mm×70mm×1.6mm material: FR4 board copper foil: land pattern only). *1

*2 When use more than Ta=25°C, subtract 36mW per degree. (using ROHM standard board)

(board size : 74.2mm×74.2mm×1.6mm SEMI standard 4 layer board)

Recommended Operating Ratings(Ta=-30°C to +75°C,VSS=0V)

Parameter	Symbol		Ratings		Unit	Remarks					
Farameter	Symbol	MIN	TYP	MAX	Unit	Remarks					
Power supply voltage 1	VDD	1.8	-	3.6	V	Power supply					
Power supply voltage 2	VLCD	3.3	3.3 -		V	Power supply for LCD					
LED supply voltage	VLED	1.0	-	VLCD	V	Power supply for LED					
	lout4	-	-	20	mA	Per LED port 1ch					
Output current	lout4	-	-	60	mA	Total LED port current					

Electrical Characteristics

DC characteristics (Ta=-30°C to +75°C, VDD=1.8V to 3.6V, VLCD=3.3V to 5.5V, VSS=0) (BU97981KV)

Parameter	Symbol		Limits		Unit	Conditions
Faldilleter	Symbol	MIN	TYP	MAX	Unit	Conditions
"H" level input voltage	VIH	0.8VDD	-	VDD	V	SD, SCL, CSB, TEST1,CLKIN, INHb
"L" level input voltage	VIL	VSS	-	0.2VDD	V	SD, SCL, CSB, TEST1,CLKIN, INHb
Hysteresis width	VH	-	0.2	-	V	SCL, INHb, VDD=3.3V, Ta=25°C
"H" level input current	IIH1	-	-	5	μA	SD, SCL, CSB, CLKIN, INHb, VI=3.6V
"L" level input current	IIL1	-5	-	-	μA	SD, SCL, CSB, CLKIN, INHb, TEST1, VI=0V
	VOH1	VLCD -0.4	-	-	V	Iload=-50µA, VLCD=5.0V SEG0 to SEG48, Unused integrated regulator
"H" level output voltage (*1, *3)	VOH2	VLCD -0.4	-	-	V	Iload=-50µA, VLCD=5.0V, COM0 to COM3, Unused integrated regulator
(1, 3)	VOH3	VLCD -0.6	-	-	V	Iload=-1mA,VLCD=5.0V, SEG15 to SEG45 (GPO mode) Unused integrated regulator
	VOH4	VDD -0.6	-	-	V	lload=-1mA, VDD=3.0V, PWMOUT
	VOL1	-	-	0.4	V	Iload= 50µA, VLCD=5.0V, SEG0 to SEG48
(1) 2) Law and Law	VOL2	-	-	0.4	V	Iload= 50µA, VLCD=5.0V, COM0 to COM3
"L" level output voltage (*3)	VOL3	-	-	0.5	V	Iload=1mA, VLCD=5.0V, SEG15 to SEG45 (GPO mode), PWMOUT
	VOL4	-	0.11	0.5	V	Iload=20mA, VLCD=5.0V, SEG46 to 48 (LED drive mode)
	IstVDD	-	3	10	μA	Input terminal ALL'L', Display off, Oscillation off
	IstVLCD	-	0.5	5	μΑ	Input terminal ALL'L', Display off, Oscillation off
	IVDD1	-	8	15	μA	VDD=3.3V, Ta=25 C, 1/3bias, fFR=64Hz, PWM generate off, All output pin open
	IVDD2	-	90	130	μA	VDD=3.3V, Ta=25 C, 1/3bias, fFR=64Hz, PWM Frequency=500Hz setting, All output pin open
Current consumption (*2)	IVLCD1	-	10	15	μA	VLCD=5.0V, Ta=25 C, 1/3bias, fFR=64Hz, Unused Integrated regulator, LED generate off, All output pin open
	IVLCD2	-	25	40	μA	VLCD=5.0V, Ta=25 [°] C, 1/3bias, fFR=64Hz, Used Integrated regulator, LED generate off, All output pin open
	IVLCD3	-	30	48	μΑ	VLCD=5.0V, Ta=25 C,1/3bias, fFR=64Hz, Used Integrated regulator, PWM Frequency=500Hz setting, All output pin open

*1 Integrated regulator using case, please add load regulation value to output voltage listed above. *2 Power save mode 1 and frame inversion setting

*3 lload: In case, load current from only one port

Electrical Characteristics – continued

DC characteristics (Ta=-30°C to +75°C, VDD=1.8V to 3.6V, VLCD=3.3V to 5.5V, VSS=0) (BU97981MUV)

Boromotor	Symbol		Limits		Unit	Conditions
Parameter	Symbol	MIN	TYP	MAX	Unit	Conditions
"H" level input voltage	VIH	0.8VDD	-	VDD	V	SD, SCL, CSB, TEST1,CLKIN, INHb
"L" level input voltage	VIL	VSS	-	0.2VDD	V	SD, SCL, CSB, TEST1,CLKIN, INHb
Hysteresis width	VH	-	0.2	-	V	SCL, INHb, VDD=3.3V, Ta=25°C
"H" level input current	IIH1	-	-	5	μΑ	SD, SCL, CSB, CLKIN, INHb, VI=3.6V
"L" level input current	IIL1	-5	-	-	μΑ	SD, SCL, CSB, CLKIN, INHb, TEST1, VI=0V
	VOH1	VLCD -0.4			V	Iload=-50μA, VLCD=5.0V SEG0 to SEG41, Unused integrated regulator
"H" level output voltage (*1, *3)	VOH2	VLCD -0.4	-	-	V	Iload=-50μΑ, VLCD=5.0V, COM0 to COM3, Unused integrated regulator
	VOH3	VLCD -0.6	-	-	V	Iload=-1mA,VLCD=5.0V, SEG12 to SEG38 (GPO mode) Unused integrated regulator
	VOL1	-	-	0.4	V	Iload= 50µA, VLCD=5.0V, SEG0 to SEG41
	VOL2	-	-	0.4	V	Iload= 50µA, VLCD=5.0V, COM0 to COM3
"L" level output voltage (*3)	VOL3	-	-	0.5	V	Iload=1mA, VLCD=5.0V, SEG12 to SEG38 (GPO mode), PWMOUT
	VOL4	-	0.11	0.5	V	Iload=20mA, VLCD=5.0V, SEG39 to SEG41 (LED drive mode)
	IstVDD	-	3	10	μΑ	Input terminal ALL'L', Display off, Oscillation off
	IstVLCD	-	0.5	5	μΑ	Input terminal ALL'L', Display off, Oscillation off
	IVDD1	-	8	15	μA	VDD=3.3V, Ta=25 [°] C, 1/3bias, fFR=64Hz, PWM generate off, All output pin open
	IVDD2	-	90	130	μA	VDD=3.3V, Ta=25°C, 1/3bias, fFR=64Hz, PWM Frequency=500Hz setting, All output pin open
Current consumption (*2)	IVLCD1	-	10	15	μA	VLCD=5.0V, Ta=25°C, 1/3bias, fFR=64Hz, Unused Integrated regulator, LED generate off, All output pin open
	IVLCD2	-	25	40	μA	VLCD=5.0V, Ta=25°C, 1/3bias, fFR=64Hz, Used Integrated regulator, LED generate off, All output pin open
	IVLCD3	-	30	48	μA	VLCD=5.0V, Ta=25 C,1/3bias, fFR=64Hz, Used Integrated regulator, PWM Frequency=500Hz setting, All output pin open

*1 Integrated regulator using case, please add load regulation value to output voltage listed above.

*2 Power save mode 1 and frame inversion setting

*3 lload: In case, load current from only one port

Electrical Characteristics – continued

Integrated Regulator Characteristics (Ta=-30°C to +75°C, VDD=1.8V to 3.6V, VLCD=3.3V to 5.5V, VSS=0) (BU97981KV)

Parameter	Symbol		Limits		Unit	Conditions
Falameter	Symbol	MIN	TYP	MAX	Unit	Conditions
Output voltage 1	Vreg1	4.35	4.5	4.65	V	4.5V setting (VLCD=5.5V, Ta=-30°C to 75°C)
Output voltage 2	Vreg2	4.42	4.5	4.58	V	4.5V setting (VLCD=5.5V, Ta=25°C)
Load regulation (**)	delta Vreg	-	-	0.3	V	lout = -300µA

In case integrated regulator using, please satisfy condition that Vreg output lower than VLCD - 0.5V.

(**) Load regulation: Vreg block load regulation only. Do not include other block ability.

(BU97981MUV)

Parameter	Symbol		Limits		Unit	Conditions
Falameter	Symbol	MIN	TYP	MAX	Unit	Conditions
Output voltage 1	Vreg1	4.25	4.5	4.70	V	4.5V setting (VLCD=5.5V, Ta=-30°C to 75°C)
Output voltage 2	Vreg2	4.38 4.5 4.62		4.62	V	4.5V setting (VLCD=5.5V, Ta=25°C)
Load regulation (**)	delta Vreg	0.3		0.3	V	lout = -300µA

In case integrated regulator using, please satisfy condition that Vreg output lower than VLCD - 0.5V.

(**) Load regulation: Vreg block load regulation only. Do not include other block ability.


Oscillation Frequency Characteristics (Ta=-30°C to +75 °C, VDD=1.8V to 3.6V, VLCD=3.3V to 5.5V, VSS=0)


Parameter	Symbol		Limits		Unit	Conditions					
	Symbol	MIN	TYP	MAX	Unit	Conditions					
Frame frequency 1	fFR1	57.6	64	70.4	Hz	VDD=3.3V, Ta=25°C, fFR=64Hz setting					
Frame frequency 2	fFR2	51.2	64	73.0	Hz	VDD=2.5V to 3.6V fFR=64Hz setting					
Frame frequency 3	fFR3	45.0	-	64	Hz	VDD=1.8V to 2.5V fFR=64Hz setting					
CLKIN Input frequency	fCLK	-	4	MHz							

About detail function, please refer to the frame frequency setting of DISCTL command.


MPU Interface Characteristics (Ta=-30°C to +75 °C, VDD=1.8V to 3.6V, VLCD=3.3V to 5.5V, VSS=0)


Deremeter	O wash at		Limits		11-14	O and differen				
Parameter	Symbol	MIN	TYP	MAX	Unit	Conditions				
Input rise time	tr	-	-	50	ns					
Input fall time	tf	-	-	50	ns					
SCL cycle time	tSCYC	250	-	-	ns					
"H" SCL pulse width	tSHW	50	-	-	ns					
"L" SCL pulse width	tSLW	50	-	-	ns					
SD setup time	tSDS	50	-	-	ns					
SD hold time	tSDH	50	-	-	ns					
CSB setup time	tCSS	50	-	-	ns					
CSB hold time	tCSH	50	-	-	ns					
"H" CSB pulse width	tCHW	50	-	-	ns					







●I/O equivalent circuit (BU97981KV)







VDD











●I/O equivalent circuit - continued (BU97981MUV)






•Example of recommended circuit

(BU97981KV)

1) LED/GPO using case



2) SEG output only case





Figure 9. BU97981KV E.g. of recommended circuit

•Example of recommended circuit - continued

- (BU97981MUV)
- 1) LED/GPO using case



2) SEG output only case




Figure 10. BU97981MUV E.g. of recommended circuit

Function descriptions

OCommand and data transfer method

O3-SPI (3 wire serial interface)

This device is controlled by 3-wire signal (CSB, SCL, and SD).

First, Interface counter is initialized with CSB="H",

and CSB="L" makes SD and SCL input enable.

The protocol of 3-SPI transfer is as follows.

Each command starts with Command or Data judgment bit (D/C) as MSB data,

and continuously in order of D6 to D0 are followed after CSB ="L".

(Internal data is latched at the rising edge of SCL, it converted to 8bits parallel data at the falling edge of 8th CLK.)

When CSB rise from "L" to "H", and at this time sending commands are less than 8bit, command and data transfer are canceled. To start sending command again, please fall CSB="L" and send command continuously.

After sending RAMWR or BLKWR or GPOSET command, BU97981KV/MUV is in the RAM data input mode. Under this mode, device can not accept new commands.

In this case, please rise CSB="H" and fall CSB="L", after this sequence device released from RAM data input mode, and can accept new command.




Figure 11. 3-SPI Data transfer Format

* 8bit data, sending after RAMWR command, are display RAM data

* 8bit data, sending after BLKWR command, are blink RAM data

* SCL and SD can be set to "H" or cleared to "L" during CSB="H"

OWrite display data and transfer method

This device has Display Data RAM (DDRAM) of 49×4=196bit. The relationship between data input and display data, DDRAM data and address are as follows.


,	2nd Byte Command	Command																	
10000011	00000000	10100000	a	b	с	d	е	f	g	h	i	j	k	I	m	n	0	р	
Address set RAM Write				->[Disp	lay	RA	Иd	ata										

According to this command, 8bit binary data will write to DDRAM. The address which starts data writing is specified by "ADSET" command, and increment after finish writing display data every 4 bit.

It is able to write to DDRAM by continuously sending data.

(In case data is sent continuously after write date at 30h (KV: SEG48), RAM data will be written to 31h (dummy address) and return to address 00h (SEG0) automatically.)

In case, SEG port assigned to GPO or LED port by OUTSET1 command, corresponding SEG address do not change and used as dummy address.



Display data write to DDRAM every 4bits.

In case CSB change from "L" to "H" before 4bits data transfer finish, RAM write is canceled.




Figure 12. Display data transfer method

OBlink function

This device has Blink function. Blink function is able to set each segment port individually.

Blink ON/OFF and Blink frequency are set by the BLKSET command.

Blink frequency varies, according to fCLK characteristics.

Blink setup of each segments are controlled by BLKWR command.

The write start address is specified by "BLKADSET" command. And this address will increment after finish writing blink data every 4 bit. The relation of BLKWR command, blink ram data, and blinking segment port is below.

In case of data is "1", segment will blink, on the other hand data is "0", do not blink. (In case data is written continuously, after write date at 30h (KV: SEG48), ram data will be written to 31h (dummy address) and return to address 00h (SEG0) automatically.)

Please refer to following figure about Blink operation of each segment.

In case, SEG port assigned to GPO or LED port by OUTSET1 command, corresponding SEG address do not change and used as dummy address.

1st Byte Command	2nd Byte Command	1st Byte Command	2nd Byte Command	Command																	
10000100	00000011	10000111	00000000	11000000	a	b	с	d	е	f	g	h	i	j	k I	I I	m I	n I	0	р	
Blink	set	Blink Add	Iress set	Blink RAMWR		->	Blin	ı ık R	AM	da	ta	1			1	1	1	1	1 1		






Figure 13. Blink operation

OLCD Driver Bias/Duty Circuit

This LSI generates LCD driving voltage with on-chip Buffer AMP.

And it can drive LCD at low power consumption

*Line and frame inversion can be set in MODESET command.

*1/4duty, 1/3duty and static mode can be set DISCTL command.

About each LCD driving waveform, please refer to "LCD driving waveform" descriptions.

Olnitial state

Initial state, after Software Reset command input

Display off

•All command register value set Reset state.

 $\circ \text{DDRAM}$ address data and Blink address data are initializing

(DDRAM data and Blink RAM data are not initializing.

Please write DDRAM data and Blink RAM data before Display on.)

Command / Function list

Function description table

NO	Command	Function
1	Mode Set (MODESET)	Set LCD drive mode (display on/off, current mode)
2	Display control (DISCTL)	Set LCD drive mode (frame freq., line/frame inversion)
3	Address set (ADSET)	Set display data RAM address for RAMWR command
4	Blink set (BLKSET)	Set Blink mode on/off
5	Blink address set (BLKADSET)	Set Blink data RAM address for BLKWR command
6	SEG/GPO port change (OUTSET1)	Select segment output/general purpose output (GPO)
7	SEG/LED port change (OUTSET2)	Select segment output/LED driving output
8	LED1 drive control (PWM1SET) (H piece adjustment of PWM1)	Set PWM1 signal "H" width for LED1 driving
9	LED2-3 drive control (PWM2SET) (H piece adjustment of PWM2)	Set PWM2 signal "H" width for LED2-3 driving
10	Display data RAM WRITE (RAMWR)	Write display data to display data RAM
11	Blink RAM WRITE (BLKWR)	Write Blink data to BLINK data RAM
12	All Pixel ON (APON)	Set all Pixel display on
13	All Pixel OFF (APOFF)	Set all Pixel display off
14	All Pixel On/Off mode off (NORON)	Set normal display mode (APON/APOFF cancel)
15	Software Reset (SWRST)	Software Reset
16	OSC external input (OSCSET)	Set External clock input
17	Integrated Regulator setup (REGSET)	Set integrated regulator voltage output
18	GPO output set (GPOSET)	Set GPO output data

Command detail descriptions

D/C, Data / Command judgment bit (MSB) Detail, please refer to 3wire serial I/F

OMode Set (MODESET)

	MSB				LSB							
	D/C	D6	D5	D4	D3	D2	D1	D0	Hex	Reset		
1st byte command	1	0	0	0	0	0	0	1	81h	-		
2nd byte command	0	0	0	0	P3	P2	P1	P0	-	00h		

Display Set

0	0
1	
	0

Display OFF : No LCD driving mode (Output: VSS Level)

Turn off OSC circuit and LCD power supply circuit. (Synchronized with frame freq)

Display ON : LCD driving mode

Turn on OSC circuit and LCD power supply circuit.

Read data from DDRAM and display to LCD.

LED port and GPO port output state are not influenced by a Display on/off state Output state is decided by command setup (GPOSET, OUTSET1, OUTSET2, PWM1SET, PWM2SET) and INHb terminal state. About detail, please refer to each command description.

LCD drive mode set

Condition	P2	Reset state
Frame inversion	0	0
Line inversion	1	

Current mode set

Condition	P1	P0	Reset state
Power save mode1	0	0	0
Power save mode2	0	1	
Normal mode	1	0	
High power mode	1	1	

(Reference data of consumption current)

Condition	Current consumption
Power save mode 1	×1.0
Power save mode 2	×1.7
Normal mode	×2.7
High power mode	×5.0

* The value changes according to the panel load.

ODisplay control (DISCTL)

	MSB							LSB			_
	D/C	D6	D5	D4	D3	D2	D1	D0	Hex	Reset	
1st byte Command	1	0	0	0	0	0	1	0	82h	-	
2nd byte Command	0	0	0	0	P3	P2	P1	P0	-	02h	

Duty set

Condition	P3	P2	Reset state
1/4duty (1/3bias)	0	0	0
1/3duty (1/3bias)	0	1	
Static (1/1bias)	1	*	

*: Don't care

In 1/3duty, Display data and Blink data of COM3 is ineffective. COM1 and COM3 output are same data.

Please be careful of transmission of display data and blink data.

The examples of SEG/COM output waveform, under the each Bias/Duty set up, are shown at "LCD Driver Bias/Duty Circuit" description.

Frame frequency set

Condition (1/4,1/3,1/1duty)	P1	P0	Reset state
(128Hz, 130Hz, 128Hz)	0	0	
(85Hz, 86hz, 64Hz)	0	1	
(64Hz, 65Hz, 48Hz)	1	0	0
(51Hz, 52Hz, 32Hz)	1	1	

Relation table, between Frame frequencies (FR), integrated oscillator circuit (OSC) and Divide number.

		Divide		FR [Hz] (* 1)						
DISCTL	I	Duty set (P3,P2	2)	Duty set (P3,P2)						
(P1,P0)	(0,0) 1/4duty	(0,1) 1/3duty	(1,*) 1/1duty	(0,0) 1/4duty	(0,1) 1/3duty	(1,*) 1/1duty				
(0,0)	160	156	160	128	131.3	128				
(0,1)	240	237	320	85.3	86.4	64				
(1,0)	320	315	428	64	65	47.9				
(1,1)	400	393	640	51.2	52.1	32				

*1: FR is frame frequency, in case OSC frequency = 20.48KHz (typ).

The Formula, to calculate OSC frequency from Frame frequency is below.

"OSC frequency = Frame frequency (measurement value) x Divide number " Divide number : Please decide by using the value of Frame Frequency Set (P1,P0) and duty setting (P3,P2).

Ex) (P1,P0) = (0,1), (P3,P2) = (0,1) => Divide number= 237

O Address set (ADSET)

	MSB							LSB		
	D/C	D6	D5	D4	D3	D2	D1	D0	Hex	Reset
1st byte Command	1	0	0	0	0	0	1	1	83h	-
2nd byte Command	0	0	P5	P4	P3	P2	P1	P0	-	00h

Set start address to write DDRAM data.

The address can be set from 00h to 30h. (Address 31h is used at dummy address) Do not set other address. (Except 00h to 31h address is not acceptable.)

In case, write data to DDRAM, please send RAMWR command certainly.

OBlink set (BLKSET)

	MSB							LSB		
	D/C	D6	D5	D4	D3	D2	D1	D0	Hex	Reset
1st byte Command	1	0	0	0	0	1	0	0	84h	-
2nd byte Command	0	0	0	0	0	P2	P1	P0	-	00h

Set Blink ON/OFF.

About detail, please refer to a "Blink function".

1.1 1.1 Blink set

1.1 Blink set				
Blink mode(Hz)	P2	P1	P0	Reset state
OFF	0	0 / *	0 / *	0
1.6	1	0	0	
2.0	1	0	1	
2.6	1	1	0	
4.0	1	1	1	

*: Don't care

OBlink address set (BLKADSET)

	MSB							LSB		
	D/C	D6	D5	D4	D3	D2	D1	D0	Hex	Reset
1st byte Command	1	0	0	0	0	1	1	1	87h	-
2nd byte Command	0	0	P5	P4	P3	P2	P1	P0	-	00h

Set Blink data RAM start address to write.

The address can be set from 00h to 30h. (Address 31h is used at dummy address) Do not set other address. (Except 00h-31h address is not acceptable.) In case, write data to Blink RAM, please send BLKWR command certainly.

OSEG/GPO port change (OUTSET1)

	MSB							LSB		
	D/C	D6	D5	D4	D3	D2	D1	D0	Hex	Reset
1st byte Command	1	0	0	0	1	0	0	0	88h	-
2nd byte Command	0	0	0	P4	P3	P2	P1	P0	-	00h

Set output mode, Segment output or GPO output.

P4 to P0: Select changing port number. (SEG15 to SEG45 ports are SEG mode/GPO mode selectable)

In case, GPO output is selected, Terminal output data is set by GPOSET command.

Ex) In case SEG45 port assigned to GPO,

If GPO1 data is "H", GPO1 (SEG45) port outputs "H" (VLCD Level). If GPO1 data is "L", GPO1 (SEG45) port outputs "L" (VSS level).

Output terminal state under the P2 to P0 set condition is listed below

(BU97981KV)	
(DU9/901KV)	

<u> </u>															
	Co	onditi	on			SEG Terminal state (SEG output/GPO output)									
P4	P3	P2	P1	P0	SEG15 Terminal	SEG16 Terminal	SEG17 Terminal	SEG18 Terminal		SEG42 Terminal	SEG43 Terminal	SEG44 Terminal	SEG45 Terminal		
0	0	0	0	0	SEG15	SEG16	SEG17	SEG18		SEG42	SEG43	SEG44	SEG45		
0	0	0	0	1	SEG15	SEG16	SEG17	SEG18		SEG42	SEG43	SEG44	GPO1		
0	0	0	1	0	SEG15	SEG16	SEG17	SEG18		SEG42	SEG43	GPO2	GPO1		
0	0	0	1	1	SEG15	SEG16	SEG17	SEG18		SEG42	GPO3	GPO2	GPO1		
0	0	1	0	0	SEG15	SEG16	SEG17	SEG18		GPO4	GPO3	GPO2	GPO1		
		•													
1	1	0	1	1	SEG15	SEG16	SEG17	SEG18		GPO4	GPO3	GPO2	GPO1		
1	1	1	0	0	SEG15	SEG16	SEG17	GPO28		GPO4	GPO3	GPO2	GPO1		
1	1	1	0	1	SEG15	SEG16	GPO29	GPO28		GPO4	GPO3	GPO2	GPO1		
1	1	1	1	0	SEG15	GPO30	GPO29	GPO28		GPO4	GPO3	GPO2	GPO1		
1	1	1	1	1	GPO31	GPO30	GPO29	GPO28		GPO4	GPO3	GPO2	GPO1		

(BU97981MUV)

<u>,</u>														
	Co	onditi	on			SEG Terminal state (SEG output/GPO output)								
P4	P3	P2	P1	P0	SEG12 Terminal	SEG13 Terminal	SEG14 Terminal	SEG15 Terminal		SEG35 Terminal	SEG36 Terminal	SEG37 Terminal	SEG38 Terminal	
0	0	0	0	0	SEG12	SEG13	SEG14	SEG15		SEG35	SEG36	SEG37	SEG38	
0	0	0	0	1	SEG12	SEG13	SEG14	SEG15		SEG35	SEG36	SEG37	GPO1	
0	0	0	1	0	SEG12	SEG13	SEG14	SEG15		SEG35	SEG36	GPO2	GPO1	
0	0	0	1	1	SEG12	SEG13	SEG14	SEG15		SEG35	GPO3	GPO2	GPO1	
0	0	1	0	0	SEG12	SEG13	SEG14	SEG15		GPO4	GPO3	GPO2	GPO1	
		:							•					
1	0	1	1	1	SEG12	SEG13	SEG14	SEG15	•	GPO4	GPO3	GPO2	GPO1	
1	1	0	0	0	SEG12	SEG13	SEG14	GPO24		GPO4	GPO3	GPO2	GPO1	
1	1	0	0	1	SEG12	SEG13	GPO25	GPO24		GPO4	GPO3	GPO2	GPO1	
1	1	0	1	0	SEG12	GPO26	GPO25	GPO24		GPO4	GPO3	GPO2	GPO1	
1	1	0	1	1	GPO27	GPO26	GPO25	GPO24		GPO4	GPO3	GPO2	GPO1	
	1110	0 - 1	1111		GPO27	GPO26	GPO25	GPO24		GPO4	GPO3	GPO2	GPO1	

In case, the SEG port is switched to the GPO port, DDRAM address and Blink RAM address do not change. In this case, DDRAM address and Blink RAM address, selected GPO output mode, is dummy address.

OChange command of a SEG/LED port (OUTSET2)

	MSB							LSB		
	D/C	D6	D5	D4	D3	D2	D1	D0	Hex	Reset
1st byte Command	1	0	0	0	1	0	0	1	89h	-
2nd byte Command	0	0	0	0	0	P2	P1	P0	-	00h

This command affects segment port/LED port selection and PWM resolution set up.

P2: Resolution setting

Setting	P2	Reset condition
12bit resolution mode	0	0
8bit resolution mode	1	

P1 to P0: select SEG driving mode or LED driving mode, this command affect at SEG46 to SEG48 port. The effective address is 00h to 03h. In case LED driving mode is selected, output turns into "NMOS Open Drain" from segment output.

The state of the output terminal in case P1 to P0 are setup is shown below
(BU97981KV)

Set	ting	SEG Terminal state (SEG output/LED output)								
P1	P0	SEG46 Terminal	SEG47 Terminal	SEG48 Terminal						
0	0	SEG46	SEG47	SEG48						
0	1	SEG46	SEG47	LED1						
1	0	SEG46	LED2	LED1						
1	1	LED3	LED2	LED1						

(BU97981MUV)

Set	ting	SEG Terminal state (SEG output/LED output)							
P1	P0	SEG39 Terminal	SEG40 Terminal	SEG41 Terminal					
0	0	SEG39	SEG40	SEG41					
0	1	SEG39	SEG40	LED1					
1	0	SEG39	LED2	LED1					
1	1	LED3	LED2	LED1					

In this case, DDRAM address and a Blink RAM address of SEG port that set up to LED port, do not change. The address assigned to LED port is used as dummy address respectively.

The output state of GPO, LED, and PWMOUT port under the INHb H/L, display on/off, and RESET state are listed below.

Control	INH	b	DISF	PLAY	RESET state
port	Н	L	ON	OFF	RESET SIDLE
GPO	According to GPOSET command	Low Fix	According to GPOSET command	According to GPOSET command	GPO unselected (All SEG output)
PWMOUT	According to PWM2SET command	Low Fix	According to PWM2SET command	According to PWM2SET command	Low Fix
LED	According to PWM1/PWM2SET command	Hi-Z	According to PWM1/PWM2SET command	According to PWM1/PWM2SET command	LED unselected (All SEG output)

O LED1 drive-control (PWM1 "H" width control) command (PWM1SET)

`	MSB		,		,		,	LSB		
	D/C	D6	D5	D4	D3	D2	D1	D0	Hex	Reset
1st byte Command	1	0	0	0	1	0	1	0	8Ah	-
2nd byte Command	0	0	P11	P10	P9	P8	P7	P6	-	00h
3rd byte Command	0	0	P5	P4	P3	P2	P1	P0	-	00h

2nd and 3rd byte command data are able to set from 00h to 3Fh (described as 8bit binary data). In case, other value selected, sending command is ignored, and 2nd and 3rd byte command data set 3Fh. In reset state, 2nd and 3rd byte command data set 00h.

In case, the command less than 3 byte, sending command are canceled.

According to PWM1SET command, LED1 driving signal is adjustable. PWM "H" width is adjustable by 12bit/8bit resolution.

Explanation about P11 to P6 data of 2nd byte command and P5 to P0 data of 3rd byte command as follows (The 2nd byte data are used as upper 6bit, and 3rd byte data are used as lower 6 bits.)

12bit mode : P11 data is used as MSB of 12 bits, and P0 data is used as LSB.

8bit mode : P11 to P8 are used as invalid bit.

P7 data is used as MSB of 8 bits, and P0 data is used LSB.

LED driving period is decided by the "H" width of PWM signal, generated by PWM generator circuit. (resolution: 8bit/12bit selectable)

Ex.1)

In case of external PWM clock 2MHz, parameter setting value is 2047 (P11 to P0 data: 7FFh) 1bit resolution: 500ns

ALL HI setting: PWM signal frequency about 500Hz, H width about 2.00msec

ALL Low setting: PWM signal frequency about 500Hz, H width Ous (In case of 12bit)

Ex.2)

In case of internal PWM clock 40.96KHz(TYP), parameter 127 (P11 to P0 data: 7Fh) 1bit resolution: 24.41us ALL HI setting: PWM signal frequency about 160Hz, H width about 6.20msec

ALL Low setting: PWM signal frequency about 160Hz, H width Ous (In case of 8bit)


(*) BU97981 series PWM frequency is twice faster than BU9798 series in case of internal OSC clock use. This command is reflected, synchronizing with a next PWM frame head.

And, LED port output is as follows

INHb="H" : LED port output LED driving signal.

INHb="L" : LED port output Hi-Z.

LED port operation does not affect Display ON/OFF state.



(*) About the PWM frequency and PWM "H" width calculation PWM cycle and PWM "H" width, decided by PWM clock cycle is described as follows.

(PWM clock cycle is a minimum unit of PWM "H" width)

PWM frequency = PWM clock cycle × (Number of the steps(12bit = 4096, 8bit =256) - 1) PWM H width = PWM clock cycle × Parameter set value(12bit: 0 to 4095, 8bit: 0 to 255) PWM Duty = PWM H width/PWM cycle = Parameter set value / Number of the steps

In case, PWM is generated from internal clock, the PWM cycle varies, according to OSC frequency.

O LED2 to 3 drive-control (PWM2 "H" width control) command (PWM2SET)

	MSB				LSB							
	D/C	D6	D5	D4	D3	D2	D1	D0	Hex	Reset		
1st byte Command	1	0	0	0	1	0	1	1	8Bh	-		
2nd byte Command	0	0	P11	P10	P9	P8	P7	P6	-	00h		
3rd byte Command	0	0	P5	P4	P3	P2	P1	P0	-	00h		

P7 to P0 data are able to set from 00h to 3Fh (described as 8bit binary data).

In case, other value selected, sending command is ignored, and P7 to P0 data set 3Fh.

In reset state, P7 to P0 data is 00h.

In case, the command less than 3 byte, sending command are canceled.

According to PWM2SET command, LED2 driving signal, LED3 driving signal, and PWMOUT output "H" width are adjustable. PWM "H" width is adjustable by 12bit/8bit resolution.

Explanation about P11 to P6 data of 2nd byte command and P5 to P0 data of 3rd byte command as follows (The 2nd byte data are used as upper 6bit, and 3rd byte data are used as lower 6 bits.)

12bit mode : P11 data is used as MSB of 12 bits, and P0 data is used as LSB. 8bit mode : P11 to P8 are used as invalid bit. P7 data is used as MSB of 8 bits, and P0 data is used LSB.

LED driving period is decided by the "H" width of PWM signal, generated by PWM generator circuit. (resolution : 8bit/12bit selectable)

Ex.1)

In case of external PWM clock 2MHz, parameter setting value is 2047 (P11 to P0 data: 7FFh) 1bit resolution: 500ns

ALL HI setting: PWM signal frequency about 500Hz, H width about 2.00msec

ALL Low setting: PWM signal frequency about 500Hz, H width Ous (In case of 12bit)

Ex.2)

In case of internal PWM clock 40.96KHz(TYP), parameter 127 (P11 to P0 data: 7Fh) 1bit resolution: 24.41us

ALL HI setting: PWM signal frequency about 160Hz, H width about 6.20msec ALL Low setting: PWM signal frequency about 160Hz, H width 0us (In case of 8bit)


(*) BU97981 PWM frequency is twice faster than BU9798 in case of internal OSC clock use. This command is reflected, synchronizing with a next PWM frame head.

And, LED port output is as follows

INHb="H" : LED port output LED driving signal, PWMOUT port output PWM signal.

INHb="L" : LED port output Hi-Z, PWMOUT port output "L"

LED port and PWMOUT port operation do not affect Display ON/OFF state.



(*) About the PWM frequency and PWM "H" width calculation PWM cycle and PWM "H" width, decided by PWM clock cycle is described as follows. (PWM clock cycle is a minimum unit of PWM "H" width)

PWM frequency = PWM clock cycle × (Number of the steps (12bit = 4096, 8bit =256) - 1) PWM H width = PWM clock cycle × Parameter set value (12bit: 0 to 4095, 8bit: 0 to 255) PWM Duty = PWM H width/PWM cycle = Parameter set value / Number of the steps

In case, PWM is generated from internal clock, the PWM cycle varies, according to OSC frequency.

ORAM WRITE (RAMWR)

	MSB			LSB								
	D/C	D6	D5	D4	D3	D2	D1	D0	Hex	Reset		
1st byte Command	1	0	1	0	0	0	0	0	A0h	-		
2nd byte Command		Display data										
n byte Command		Display data										

Input data, sending after 1st byte command, are used as Display data. And display data are sent every 4bits. Please set this command after the ADSET command.

OBlink RAM WRITE (BLKWR)

	MSB							LSB				
	D/C	D6	D5	D4	D3	D2	D1	D0	Hex	Reset		
1st byte Command	1	1	0	0	0	0	0	0	C0h	-		
2nd byte Command		Blink data										
n byte Command		Blink data Ra										

Input data, sending after 1st byte command, are used as Display data. And display data are sent every 4bits. Please set this command after the BLKADSET command.

OAll Pixel ON (APON)

	MSB							LSB							
	D/C	D6	D5	D4	D3	D2	D1	D0	Hex	Reset					
1st byte Command	1	0	0	1	0	0	0	1	91h	-					

After sending the command, all SEG output set display on state regardless of the DDRAM data. (This command affect to the SEG output terminal only (except GPO and LED output))

OAll Pixel OFF (APOFF)

	MSB								LSB						
	D/C	D6	D5	D4	D3	D2	D1	D0	Hex	Reset					
1st byte Command	1	0	0	1	0	0	0	0	90h	-					

After sending the command, all SEG output set display off state regardless of the DDRAM data. (This command affect to the SEG output terminal only (except GPO and LED output))

OAll Pixel ON/OFF mode off (NORON)

		LSB								
	D/C	D6	D5	D4	D3	D2	D1	D0	Hex	Reset
1st byte Command	1	0	0	1	0	0	1	1	93h	-

After sending the command, all SEG output released from APON/APOFF state.

And SEG port output signal according to DDRAM data.

(This command affect to the SEG output terminal only (except GPO and LED output)) After reset sequence or SWRST, all output set NORON state.

OSoftware Reset (SWRST)

	MSB							LSB						
	D/C	D6	D5	D4	D3	D2	D1	D0	Hex	Reset				
1st byte Command	1	0	0	1	0	0	1	0	92h	-				

After sending the command, device set the reset state.

OOSC external input command (OSCSET)

	MSB				LSB							
	D/C	D6	D5	D4	D3	D2	D1	D0	Hex	Reset		
1st byte Command	1	0	0	1	1	0	0	0	98h	-		
2nd byte Command	0	0	0	0	0	P2	P1	P0	-	00h		

According to the command, 4type of clock mode selectable include external clock input mode. Detail of this command function as follows.

Condition	P2	P1	P0	Reset state
Internal CLK (PWM generation OFF)	0	0	0	0
External CLK input for PWM (PWM generation OFF)	0	0	1	
Internal CLK (PWM generation ON)	0	1	0	
External CLK input for PWM (PWM generation ON)	0	1	1	
External CLK input for Display (ROHM use only)	1	*	*	

*: Don't care

(P2,P1,P0)=(0,0,1) : External PWM input mode

CLKIN: external PWM input available.


PWMOUT: "L" Output

*under the (P2,P1,P0)=(0,0,0) condition PWMOUT into same state

(P2,P1,P0)=(0,1,0) : PWM is made from integrated oscillation frequency PWM width is set up by PWM1SET and PWM2SET command. PWM waveform output from PWMOUT is set up by PWM2SET command.

(P2,P1,P0)=(0,1,1) : PWM is made from External CLK input from CLKIN PWM width is set up by PWM1SET and PWM2SET command. PWM waveform output from PWMOUT is set up by PWM2SET command.

The relation of OSC function control by each command is as follows





OIntegrated regulator setting (REGSET)

	MSB				LSB								
	D/C	D6	D5	D4	D3	D2	D1	D0	Hex	Reset			
1st byte Command	1	0	0	1	1	0	0	1	99h	-			
2nd byte Command	0	0	0	0	0	P2	P1	P0	-	00h			

Set integrated regulator output voltage (Vreg). Integrated regulator is turned ON/OFF according to DISPON/OFF state that controlled by MODESET command.

Setting	P2	P1	P0	Reset state
OFF (VLCD voltage)	0	0	0	0
5.0V	0	0	1	
4.6V	0	1	0	
4.5V	0	1	1	
4.4V	1	0	0	
3.4V	1	0	1	
3.3V	1	1	0	
3.2V	1	1	1	

*Please satisfy condition that REG voltage \leq VLCD-0.5V.

OGPO output set command (GPOSET)

MSB						LSB					
	D/C	D6	D5	D4	D3	D2	D1	D0	Hex	Reset	
1st byte Command	1	0	0	1	1	0	1	0	9Ah	-	
2nd byte Command		GPO output data: P7 to P0				-	00h				
3rd byte Command		GPO output data: P15 to P8					-	00h			
4th byte Command		GPO output data: P23 to 16					-	00h			
5th byte Command	*	* GPO output data: P30 to 24				-	00h				

*: Don't care

Set GPO output data.

The relation between SEG port (GPO port) and data is below. (BU97981KV)

(DU9/901K)	V)							
GPOSET data	GPO port	SEG port	GPOSET data	GPO port	SEG port	GPOSET data	GPO port	SEG port
P0	GPO1	SEG45	P10	GPO11	SEG35	P20	GPO21	SEG25
P1	GPO2	SEG44	P11	GPO12	SEG34	P21	GPO22	SEG24
P2	GPO3	SEG43	P12	GPO13	SEG33	P22	GPO23	SEG23
P3	GPO4	SEG42	P13	GPO14	SEG32	P23	GPO24	SEG22
P4	GPO5	SEG41	P14	GPO15	SEG31	P24	GPO25	SEG21
P5	GPO6	SEG40	P15	GPO16	SEG30	P25	GPO26	SEG20
P6	GPO7	SEG39	P16	GPO17	SEG29	P26	GPO27	SEG19
P7	GPO8	SEG38	P17	GPO18	SEG28	P27	GPO28	SEG18
P8	GPO9	SEG37	P18	GPO19	SEG27	P28	GPO29	SEG17
P9	GPO10	SEG36	P19	GPO20	SEG26	P29	GPO30	SEG16
						P30	GPO31	SEG15

(BU97981MUV)

	01)							
GPOSET data	GPO port	SEG port	GPOSET data	GPO port	SEG port	GPOSET data	GPO port	SEG port
P0	GPO1	SEG38	P10	GPO11	SEG28	P20	GPO21	SEG18
P1	GPO2	SEG37	P11	GPO12	SEG27	P21	GPO22	SEG17
P2	GPO3	SEG36	P12	GPO13	SEG26	P22	GPO23	SEG16
P3	GPO4	SEG35	P13	GPO14	SEG25	P23	GPO24	SEG15
P4	GPO5	SEG34	P14	GPO15	SEG24	P24	GPO25	SEG14
P5	GPO6	SEG33	P15	GPO16	SEG23	P25	GPO26	SEG13
P6	GPO7	SEG32	P16	GPO17	SEG22	P26	GPO27	SEG12
P7	GPO8	SEG31	P17	GPO18	SEG21	P27	-	-
P8	GPO9	SEG30	P18	GPO19	SEG20	P28	-	-
P9	GPO10	SEG29	P19	GPO20	SEG19	P29	-	-
						P30	-	-

GPO data is transmitted for every 1byte, and GPO data output is asynchronous from frame cycle.

In case INHb="H", GPO output signal according to GPOSET data, on the other hand, in case INHb="L" GPO output GND level. GPO output does not influence by Display ON/OFF state.

●LCD driving waveform





Figure 15. Waveform of line inversion

Figure 16.Waveform of frame inversion










Figure 19. Waveform of line inversion



●initialize Sequence

Please input sequence listed below, before start LCD driving. (Refer to Power ON/OFF sequence)

```
INHb='L'
     ↓
   Input voltage supply
  CSB 'H' ... interface initializing
  CSB 'L' ... interface command sending
  SWRST...software reset
   MODESET
                    ...Display off
     1
   Various commands setting
RAM WRITE
Blink RAM WRITE
MODESET
                    ...Display on
   INHb = H'
     ↓
   Start LCD driving
```

* Before initialize sequence, DDRAM address, DDRAM data, Blink address and Blink data are random condition.

Cautions of Power-On/ Power-Off condition


OPOR circuit

This LSI has "P.O.R" (Power-On Reset) circuit and Software Reset function.

Please keep the following recommended Power-On conditions in order to power up properly.

1, Please set power up conditions to meet the recommended tR, tF, tOFF, and Vbot spec below in order to ensure P.O.R operation.

(*The detection voltage of POR varies because of environment etc. To operate POR surely, Please satisfy Vbot lower than 0.5V condition.)



Recommendation condition of tR, tF, tOFF, Vbot

tR	tOFF	Vbot	VDET
less than 10ms	Over 1ms	less than 0.5V	TYP 1.2V

* VDET : POR detect level

Figure 21. Power ON/OFF wave

2, If it is difficult to meet above conditions, execute the following sequence after Power-On.

(1) CSB="L" \rightarrow "H" condition

(2) After CSB"H" \rightarrow "L", execute SWRST command.

In addition, in order to the SWRST command certainly, please wait 1ms after a VDD level reaches to 90% and $CSB="L" \rightarrow "H"$.

*Before SWRST command input device will be in unstable state, since SWRST command does not operate perfect substitution of a POR function.





Figure 22. SWRST Command Sequence

(*) Power ON/OFF sequence

Display ON/OFF control by INHb terminal is not asynchronous frame cycle.

In order to, prevent display flickering under the power on/off sequence, please send MODESET command (Disp off) and set INHb terminal ="L"





(**)Integrated regulator start-up sequence

BU97981KV/MUV do not support integrated regulator start-up, during the normal (Vreg unused) display operation. So, in case, LCD power supply change to Vreg output under the normal operation period, display flickering will occur. In order to prevent this phenomenon please send MODESET command (Disp on) after REGSET command.

After SWRST command sending, please send same sequence.




Figure 24. Integrated regulator start-up sequence

(***)LED power supply On/Off sequence

In order to prevent irregular current, please start LED power supply after VLCD input and OUTSET2 command sending.




Figure 25. LED power supply On/Off sequence

Attention about input port pull down

Satisfy the following sequence if input terminals are pulled down by external resisters (In case MPU output Hi-Z).




Figure 26. Recommended sequence when input ports are pulled down

BU97981KV / BU9798MUV adopts a 5V tolerant I/O for the digital input. This circuit includes a bus-hold function to keep the level of HIGH. A pull down resistor of below $10K\Omega$ shall be connected to the input terminals to transit from HIGH to LOW because the bus-hold transistor turns on during the input's HIGH level. (Refer to the Figure 7, Figure 8; I/O Equivalent Circuit)

A higher resistor than approximate $10K\Omega$ causes input terminals being steady by intermediate potential between HIGH and LOW level so unexpected current is consumed by the system.

The potential depends on the pull down resistance and bus-hold transistor's resistance.

As the bus-hold transistor turns off upon the input level cleared to LOW a higher resistor can be used as a pull down resistor if a MPU set SD and SCL lines to LOW before it releases the lines.

The LOW period preceding MPU's bus release shall be at least 50ns as same as a minimum CLK width (tSLW).

Operational Notes

(1) Absolute Maximum Ratings

An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down devices, thus making impossible to identify breaking mode such as a short circuit or an open circuit. If any special mode exceeding the absolute maximum ratings is assumed, consideration should be given to take physical safety measures including the use of fuses, etc.

(2) Operating conditions

These conditions represent a range within which characteristics can be provided approximately as expected. The electrical characteristics are guaranteed under the conditions of each parameter.

(3) Reverse connection of power supply connector

The reverse connection of power supply connector can break down ICs. Take protective measures against the breakdown due to the reverse connection, such as mounting an external diode between the power supply and the IC's power supply terminal.

(4) Power supply line

Design PCB pattern to provide low impedance for the wiring between the power supply and the GND lines. In this regard, or the digital block power supply and the analog block power supply, even though these power supplies has the same level of potential, separate the power supply pattern for the digital block from that for the analog block, thus suppressing the diffraction of digital noises to the analog block power supply resulting from impedance common to the wiring patterns. For the GND line, give consideration to design the patterns in a similar manner.

Furthermore, for all power supply terminals to ICs, mount a capacitor between the power supply and the GND terminal. At the same time, in order to use an electrolytic capacitor, thoroughly check to be sure the characteristics of the capacitor to be used present no problem including the occurrence of capacity dropout at a low temperature, thus determining the constant.

(5) GND voltage

Make setting of the potential of the GND terminal so that it will be maintained at the minimum in any operating state. Furthermore, check to be sure no terminals are at a potential lower than the GND voltage including an actual electric transient.

(6) Short circuit between terminals and erroneous mounting

In order to mount ICs on a set PCB, pay thorough attention to the direction and offset of the ICs. Erroneous mounting can break down the ICs. Furthermore, if a short circuit occurs due to foreign matters entering between terminals or between the terminal and the power supply or the GND terminal, the ICs can break down.

(7) Operation in strong electromagnetic field

Be noted that using ICs in the strong electromagnetic field can malfunction them.

(8) Inspection with set PCB

On the inspection with the set PCB, if a capacitor is connected to a low-impedance IC terminal, the IC can suffer stress. Therefore, be sure to discharge from the set PCB by each process. Furthermore, in order to mount or dismount the set PCB to/from the jig for the inspection process, be sure to turn OFF the power supply and then mount the set PCB to the jig. After the completion of the inspection, be sure to turn OFF the power supply and then dismount it from the jig. In addition, for protection against static electricity, establish a ground for the assembly process and pay thorough attention to the transportation and the storage of the set PCB.

(9) Input terminals

In terms of the construction of IC, parasitic elements are inevitably formed in relation to potential. The operation of the parasitic element can cause interference with circuit operation, thus resulting in a malfunction and then breakdown of the input terminal. Therefore, pay thorough attention not to handle the input terminals, such as to apply to the input terminals a voltage lower than the GND respectively, so that any parasitic element will operate. Furthermore, do not apply a voltage to the input terminals when no power supply voltage is applied to the IC. In addition, even if the power supply voltage is applied, apply to the input terminals a voltage lower than the power supply voltage or within the guaranteed value of electrical characteristics.

(10) Ground wiring pattern

If small-signal GND and large-current GND are provided, It will be recommended to separate the large-current GND pattern from the small-signal GND pattern and establish a single ground at the reference point of the set PCB so that resistance to the wiring pattern and voltage fluctuations due to a large current will cause no fluctuations in voltages of the small-signal GND. Pay attention not to cause fluctuations in the GND wiring pattern of external parts as well.

(11) External capacitor

In order to use a ceramic capacitor as the external capacitor, determine the constant with consideration given to a degradation in the nominal capacitance due to DC bias and changes in the capacitance due to temperature, etc.

(12) No Connecting input terminals

In terms of extremely high impedance of CMOS gate, to open the input terminals causes unstable state. And unstable state brings the inside gate voltage of p-channel or n-channel transistor into active. As a result, battery current may increase. And unstable state can also causes unexpected operation of IC. So unless otherwise specified, input terminals not being used should be connected to the power supply or GND line.

(13) Rush current

When power is first supplied to the CMOS IC, it is possible that the internal logic may be unstable and rush current may flow instantaneously. Therefore, give special condition to power coupling capacitance, power wiring, width of GND wiring, and routing of connections.

Ordering Information



Packaging and forming specification E2: Embossed tape and reel (VQFP64, VQFN56AV8080)

E 2

●Lineup

Packa	ge	Orderable Part Number
VQFP64	Reel of 1000	BU97981KV-E2
VQFN56AV8080	Reel of 1000	BU97981MUV-E2


Status of this document

The Japanese version of this document is formal specification. A customer may use this translation version only for a reference to help reading the formal version.


If there are any differences in translation version of this document formal version takes priority.

Physical Dimension Tape and Reel Information


VQFP64



PKG: VQFP64 Drawing No. EX252-5001-1



VQFN56AV8080



1234

1Pin

The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand

1234

0

Direction of feed

1234

E2

0 0 0

1234

Reel


0 123

0 0 0 0 0 0 0

1234

Direction of feed

Marking Diagrams



Part Number	Package	Part Number Marking	
BU97981KV	VQFP64	BU97981KV	
BU97981MUV	VQFN56AV8080	BU97981	

BU97981xxx Series

Revision History	Revision	Historv
------------------	----------	---------

Date	Revision	Changes
31.Aug.2012	001	New Release
10.Oct.2012	002	P.7 (BU97981MUV) Output voltage1 MIN: 4.35 -> 4.25, MAX:4.65 -> 4.70 Output voltage2 MIN:4.42 -> 4.38, MAX:4.58 -> 4.62 P.10, P.11 Example of recommended circuit seg -> segments

Notice

Precaution on using ROHM Products

1. Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ^(Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

JAPAN	USA	EU	CHINA
CLASSⅢ		CLASS II b	
CLASSⅣ	CLASSⅢ	CLASSⅢ	CLASSII

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - [a] Installation of protection circuits or other protective devices to improve system safety
 - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [C] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

QR code printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

Precaution Regarding Intellectual Property Rights

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
- 2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.