

DAC8551/52 Evaluation Module

This user's guide describes the characteristics, operation, and the use of the DAC8551/52 Evaluation Module. It covers all pertinent areas involved to properly use this EVM board along with the devices that it supports. The physical PCB layout, schematic diagram, and circuit descriptions are included.

Contents 1 2 3 EVM Operation 10 **List of Figures** EVM Block Diagram 4 1 2 3 4 Layer 2 (Ground Plane) 6 5 Layer 3 (Power Plane) 6 6 7 8 9 10 11 **List of Tables** 1 2 3 4 5 6 7 8

1 EVM Overview

This section gives a general overview of the DAC8551/52 evaluation module (EVM) and describes some factors that must be considered in using this module.

SPI is a trademark of Motorola, Inc. LabVIEW is a trademark of National Instruments Corporation.



1.1 Features

This EVM features the DAC8551/52 digital-to-analog converter (DAC). The DAC8551/52EVM is a simple evaluation module designed for quickly and easily evaluating the functionality and performance of the high-resolution, single- or dual-channel, and serial input DAC. This EVM features a serial interface to communicate with any host microprocessor or TI DSP-based system.

Although this EVM was specifically designed for the DAC8551 (single-channel) and DAC8552 (dual-channel) devices, it can also accommodate the DAC7512, DAC7513, DAC8501, DAC8531, and DAC8532 as they are all pin-compatible devices for the MSOP-8 (DGK) package. The DAC devices that can be installed onto the EVM board are shown in Table 1. The DAC8551EVM or DAC8552EVM are the only EVMs that are shipped from the factory. The remaining DAC devices listed in Table 1 have to be installed by the user as an option, if evaluating these devices is desired.

EVM Version	Device Option	Channel	Installation
12 Bit	DAC7512E	1	Optional
	DAC7513E	1	Optional
16 Bit	DAC8501E	1	Optional
	DAC8531E	1	Optional
	DAC8532IDGK	2	Optional
	DAC8551IDGK	1	Default
	DAC8552IDGK	2	Default

Table 1. List of DAC Devices Supported by This EVM

Although the DAC was designed for single-supply operation, a bipolar output range is also possible by properly configuring the output operational amplifier circuit. This is discussed in detail in Section 3.2.3. In addition, the external operational amplifier is also installed as an option to provide output signal conditioning or boost capacitive load drive and for other output mode requirement desired.

A +5-V precision voltage reference is provided as a default circuit reference for the DAC, but as an option, a connection terminal is also available for external voltage reference, if desired.

Also an option, a 4.096-V precision reference can be added if a REF3240 is installed via U4. Because the REF3240 does not come installed from the factory, the user must install it, if desired.

1.2 Power Requirements

The following sections describe the power requirements of this EVM.

1.2.1 Supply Voltage

The DC power supply (V_{DD}) requirement for this DAC8551/52EVM is selectable between +3.3 V and +5 V via W1 jumper header. The +3.3 V comes from J6-8 or J5-1 (if installed), and the +5 V comes from J6-3 or J5-3 (if installed) terminals, when plugged in via 5-6K Interface Board or the HPA449. These power supply voltages are referenced to ground through the J6-6 terminal. The V_{CC} and V_{SS} are only used by the U2 operational amplifier, which ranges from +15 V to -15 V maximum and connects through J1-3 and J1-1, respectively (if installed), or through J6-1 and J6-2 terminals. All the analog power supplies are referenced to analog ground through J1-2 and J6-6 terminals.

CAUTION

To avoid potential damage to the EVM board, ensure that the correct cables are connected to their respective terminals as labeled on the EVM board.

Stresses above the maximum listed voltage ratings may cause permanent damage to the device.

The negative rail of the output operational amplifier, U2, can be selected between VSS and AGND via W5 jumper. The external operational amplifier is installed as an option to provide output signal conditioning or for other output mode requirements desired.



1.2.2 Reference Voltage

The +5-V precision voltage reference is provided as the main source to supply the external voltage reference for the DAC through REF02, U3, via jumper W4 by shorting pins 1 and 2. The reference voltage goes through an adjustable $100\text{-k}\Omega$ potentiometer, R11, in series with $20\text{-k}\Omega$ R10, to allow the user to adjust the reference voltage to its desired settings. The voltage reference then is buffered through U8A as seen by the device under test. The test points TP1, TP2, and TP5 are also provided, as well as J4-18 and J4-20, to allow the user to connect another external reference source if the onboard reference circuit is not desired. The external voltage reference should not exceed +5 Vdc.

The REF02 precision reference is powered by V_{CC} (+15 V) through J1-3 or J6-1 terminal.

An optional +4.096-V precision voltage reference also is provided to supply the external voltage reference and set the voltage output range of the DAC under test through REF3240, U4, via jumper resistor, R15. When using U4 as a reference source, ensure that pin J4-20 is not energized; otherwise, damage to the EVM and the host board may occur.

The test point TP1 and J4-20 are provided to allow the user to connect to another external reference source if the onboard reference circuit is not desired. The external voltage reference should not exceed the applied power supply, V_{DD}, of the DAC under test.

The REF3240 precision reference is powered by +5 VA through J6-3 or J5-3 terminal (if installed).

CAUTION

When applying an external voltage reference through TP1 or J4-20, ensure that it does not exceed +5 V maximum. Otherwise, this can permanently damage the DAC8551/52, U1, device under test.

1.3 EVM Basic Functions

This EVM is designed primarily as a functional evaluation platform to test certain functional characteristics of the DAC8551/52 DAC. Functional evaluation of the installed DAC device can be accomplished with the use of any microprocessor, TI DSP, or some sort of a signal/waveform generator.

The headers J2 (top side) and P2 (bottom side) are pass-through connectors provided to allow the control signals and data required to interface a host processor or waveform generator to the DAC8551/52EVM using a custom-built cable.

A TI adapter interface board, the 5-6K Interface Board, is also available to fit and mate with TI's C5000 and C6000 DSP Starter Kits (DSK). This eliminates problems involved in building a custom cable. In addition, this EVM can connect to and interface with an MSP430-based platform (HPA449) that uses the MSP430F449 microprocessor. For more details or information regarding the 5-6K Interface Board or the HPA449 platform, call Texas Instruments or send an e-mail to *dataconvapps* @*list.ti.com*.

The DAC outputs can be monitored through the selected pins of the J4 header connector. The output(s) can be switched through their respective jumpers W2 and W7 for the purpose of stacking. Stacking allows a total of two (for DAC8551) or four (for DAC8552) DAC channels to be used, providing that the frame synchronization signal, SYNC, is unique for each EVM board stacked.

In addition, the option of selecting one DAC output that can be fed to the non-inverting side of the output operational amplifier, U2, is also possible by using a jumper across the selected pins of J4. The output operational amplifier, U2, must first be configured correctly for the desired waveform characteristic (see Section 3 of this user's guide).

Figure 1 shows a block diagram of the DAC8551/52EVM.






Figure 1. EVM Block Diagram

2 PCB Design and Performance

This section discusses the layout design of the PCB, describing the physical and mechanical characteristics of the EVM, as well as a brief description of the EVM test performance procedure performed. The list of components used on this evaluation module is included in this section.

2.1 PCB Layout

The DAC8551/52EVM is designed to preserve the performance quality of the DAC, the device under test (DUT), as specified in the data sheet. To take full advantage of the EVM's capabilities, use care during the schematic design phase to properly select the right components and to build the circuit correctly. The circuit should include adequate bypassing, identifying and managing the analog and digital signals, and understanding the components' electrical and mechanical attributes.

The main design concern during the layout process is the optimal placement of components and the proper routing of signals. Place the bypass capacitors as close as possible to the pins; properly separate the analog and digital signals from each other. In the layout process, carefully consider the power and ground plane because of their importance. A solid plane is ideally preferred, but because of its greater cost, sometimes a split plane can be used satisfactorily. When considering a split plane design, analyze the component placement and carefully split the board into its analog and digital sections starting from the DUT. The ground plane plays an important role in controlling the noise and other effects that otherwise contributes to the error of the DAC output. To ensure that the return currents are handled properly, route the appropriate signals only in their respective sections, meaning that the analog traces should only lay directly above or below the analog section and the digital traces in the digital section. Minimize the length of the traces but use the biggest possible trace width allowable in the design. These design practices are illustrated in Figure 2 through Figure 8.

The DAC8551/52EVM board is constructed on a four-layer printed-circuit board (PCB) using a copper-clad FR-4 laminate material. The PCB has a dimension of 43,1800 mm (1.7000 inch) \times 82,5500 mm (3.2500 inch), and the board thickness is 1,5748 mm (0.062 inch). Figure 2 through Figure 6 show the individual artwork layers.






Figure 2. Top Silkscreen




Figure 3. Layer 1 (Top Signal Plane)






Figure 4. Layer 2 (Ground Plane)




Figure 5. Layer 3 (Power Plane)






Figure 6. Layer 4 (Bottom Signal Plane)




Figure 7. Bottom Silkscreen






Figure 8. Drill Drawing

2.2 EVM Performance

8

The EVM performance test is performed using a high-density DAC bench test board, an Agilent 3458A digital multimeter, and a PC running the LabVIEW™ software. The EVM board is tested for all codes of 65535, and the DUT is allowed to settle for 1 ms before the meter is read. This process is repeated for all codes to generate the measurements for INL and DNL.

Figure 9 shows the INL and DNL characteristic plots.






Figure 9. INL and DNL Characteristic Plot

2.3 Bill of Materials

Table 2. Parts List

Item	Qty	Value	Designators	Description	Vendor	Vendor Part Number
1	3	0.1 μF	C1 C3 C7	Multilayer Ceramic Chip Capacitor, 1206 SMD, 25V, ±15% TC, ±10% Tol	TDK	C3216X7R1E104KT
2	2	1 μF	C9 C10	Multilayer Ceramic Chip Capacitor, 1210 SMD, 25V, ±15% TC, ±10% Tol	TDK	C3225X7R1E105KT
3	1	1 nF	C12	Multilayer Ceramic Chip Capacitor, 1206 SMD, 25V, ±15% TC, ±10% Tol	TDK	C3216X7R1H102KT
4	1	0.47 μF	C2	Multilayer Ceramic Chip Capacitor, 1206 SMD, 50V, ±15% TC, ±10% Tol ⁽¹⁾	TDK	C3216X7R1H474KT
5	2	10 μF	C5 C11	Multilayer Ceramic Chip Capacitor, 1210 SMD, 25V, ±15% TC, ±10% Tol	TDK	C3225X7R1E106KT
6	3	10 kΩ	R6 R12 R14	1/8W 1206 Thick Film Chip Resistor, ±1% Tol	Panasonic	ERJ-8ENF1002V

⁽¹⁾ P2, P4, and P6 parts are not shown in the schematic diagram. All the P-designated parts are installed in the bottom side of the PCB opposite the J-designated counterpart. For example, J2 is installed on the top side whereas P2 is installed on the bottom side opposite of J2. The following components are not installed: J1, J5, C2, C8, C13, R5, R7, R15, R18, R19, R20, R21, R22, R23, R24, R25, and U4. The installed U1 device determines the type of EVM.



Table 2. Parts List (continued)

Item	Qty	Value	Designators	Description	Vendor	Vendor Part Number
7	1	20 kΩ Trim Pot	R9	5T Potentiometer, 4mm SMD, Cermet	Bourns	3214W-1-203E
8	10	0 Ω	R1 R2 R3 R4 R5 R7 R8 R15 R17 R25	1/4W 1206 Thick Film Chip Resistor, ±5% Tol ⁽¹⁾	Panasonic	ERJ-8GEY0R00V
9	1	100 Ω	R13	1/4W 1206 Thick Film Chip Resistor, ±5% Tol	Panasonic	ERJ-8GEYJ101V
10	1	20 kΩ	R10	1/4W 1206 Thick Film Chip Resistor, ±5% Tol	Panasonic	ERJ-8GEYJ203V
11	1	100 kΩ Trim Pot	R11	Potentiometer, 4mm SMD, Cermet	Bourns	3214W-1-104E
12	2	10 × 2 × 0.1 SMT	J2 J4	20-PIN Terminal Strip	Samtec	TSM-110-01-S-DV-M
13	1	5 × 2 × 0.1 SMT	J6	10-PIN Terminal Strip	Samtec	TSM-105-01-T-DV
14	2	3 × 1 × 0.138 TH	J1 J5	3-Pin Terminal Block ⁽¹⁾	On-Shore Tech	ED555/3DS
15	2	10 × 2 × 0.1 SMT	P2 P4	20-PIN Socket Strip ⁽¹⁾	Samtec	SSW-110-22-S-D-VS-P
16	1	5 × 2 × 0.1 SMT	P6	10-PIN Socket Strip ⁽¹⁾	Samtec	SSW-105-22-F-D-VS-K
17	7	1 × 1 × 0.061D TH	TP1 TP2 TP3 TP4 TP5 TP6 TP7	Turret Terminal Pin	Mill-Max	2348-2-00-01-00-00-07-0
18	1	Bipolar Op-Amp	U8	8-SOP(D) High Precision Low Noise Op-Amp	Texas Instruments	OPA2227UA
19	1	16-Bit String DAC	U1	MSOP-8(DGK), 1-CH, SPI™, Low Glitch, Voltage Output DAC(1)	Texas Instruments	DAC8551IDGK
				MSOP-8(DGK), 2-CH, SPI, Low Glitch, Voltage Output DAC (1)		DAC8552IDGK
20	1	4.096 V Reference	U4	4ppm/°C, 100 μA, SOT23-6 VOLTAGE REFERENCE ⁽¹⁾	Texas Instruments	REF3240AIDBV
21	1	5 V Reference	U3	15ppm/°C, ±0.2% Tol Output, SOIC-8, Voltage Reference	Texas Instruments	REF02AU
22	1	Bipolar Op-Amp	U2	8-SOP(D) High Precision, Low Offset and Drift, Op-Amp	Texas Instruments	OPA277UA
23	2	3×1×0.7874 TH	W2 W7	3-PIN Terminal Strip	Samtec	TMMH-103-01-T-T
24	2	2 × 1 × 0.1 TH	W3 W15	Modified 0.025" Square Post Header	Samtec	MTSW-102-08-T-S-295
25	4	3×1×0.1 TH	W1 W4 W5 W6	Modified 0.025" Square Post Header	Samtec	MTSW-103-08-T-S-295
26	9	Not Installed	C8 C13 R18 R19 R20 R21 R22 R23 R24	Do not install these components	To Be Determined	To Be Determine

3 EVM Operation

10

This section covers in detail the EVM operation to guide the user in evaluating the onboard DAC and how to interface the EVM to a specific host processor.

See the DAC8551/52 data sheet (SBAS254) for information about the serial interface and other related topics.

The EVM board is factory-tested and configured to operate in the bipolar output mode.

3.1 Factory Default Setting

The EVM board is set to its default configuration from the factory as described on Table 3 to operate in unipolar +5-V mode. Figure 10 and Figure 11 show the default jumper configuration as described in the table for the DAC8551 and DAC8552, respectively.



Reference	Jumper Position	Function	
W1	1-2	Analog supply for the DAC8551/52 is +5 VA.	
W2	1-2	DAC output A (V _{OUT} A) is routed to J4-2.	
W3	OPEN	V _{REF} H is not routed to the inverting input of the operational amplifier for voltage offset with gain of 2 output (for bipolar mode of operation).	
W4	1-2	Onboard external buffered reference U3 is routed to V _{REF} H.	
W5	1-2	Negative supply rail of U2 operational amplifier is supplied with V _{SS} .	
W6	1-2	CS signal from J2 is used for frame synchronization, SYNC, signal.	
W7	OPEN	For DAC8551 EVM, the V_{FB} is not routed out unless there is a need to minimize the output error. If using W7, remove R1 and short W7; then connect V_{FB} and $V_{OUT}A$ as close as possible to the load.	
	1-2	For DAC8552 EVM, R1 is not installed and W7 is shorted so that V _{OUT} B is routed to J4-10 header terminal.	
	2-3	For DAC8552 EVM, R1 is not installed, and W7 is shorted so that V _{OUT} B is routed to J4-14 header terminal.	
W15	CLOSE	Output operational amplifier, U2, is configured for a gain of 2.	
J4	2-1	DAC output A ($V_{OUT}A$) is connected to the non-inverting input of the output operational amplifier, U2.	




Figure 10. DAC8551 EVM Default Jumper Configuration






Figure 11. DAC8552 EVM Default Jumper Configuration

3.2 Host Processor Interface

The host processor basically drives the DAC; therefore, the proper operation of the DAC depends on the successful configuration between the host processor and the EVM board. Additionally, a properly written code is required to operate the DAC.

A custom cable can be made specific to the host interface platform. The EVM allows an interface to the host processor through the J2 header connector for the serial control signals and the serial data input. The output can be monitored through the J4 header connector.

An interface adapter board also is available for a specific TI DSP starter kit as well as an MSP430-based microprocessor as mentioned in Section 1. Using the TI Interface Board alleviates the task of building customized cables and allows easy configuration of a simple evaluation system.

The DAC8551/52 interfaces with any host processor capable of handling SPI protocols or the TI DSP. For more information regarding the DAC8551/52 data interface, see the data sheet (SBAS254).

3.3 EVM Stacking

12

The stacking of EVMs is possible if users need to evaluate two DAC8551/52 devices to yield a total of up to two-channel (for DAC8551) or four-channel (for DAC8552) outputs. A maximum of two EVMs are allowed because the output terminal, J4, dictates the number of DAC channels that can be connected without output bus contention. Table 4 shows how the DAC output channels are mapped into the output terminal, J4, with respect to the jumper position of W2 and W7.

 Reference
 Jumper Position
 Function

 W2
 1-2
 DAC output A (V_{OUT}A) is routed to J4-2.

 2-3
 DAC output A (V_{OUT}A) is routed to J4-6.

 W7
 1-2
 DAC output B (V_{OUT}B) is routed to J4-10.

 2-3
 DAC output B (V_{OUT}B) is routed to J4-14.

Table 4. DAC Output Channel Mapping

In order to allow exclusive control of each EVM that is stacked together, each DAC8551/52 must have a separate SYNC signal. This is accomplished in hardware by routing the SYNC signal of the first EVM through CS (P2/J2 pin 1) by shorting pins 1-2 of jumper W6. The second EVM should use the FSX signal (P2/J2 pin 7) to drive the SYNC signal by shorting pins 2-3 of the jumper W6. The output can be mapped as described in Table 4 for each of the EVMs stacked.



3.4 The Output Operational Amplifier

The EVM includes an optional signal-conditioning circuit for the DAC output through an external operational amplifier, U2. Only one DAC output channel can be monitored at any given time for evaluation because the odd-numbered pins (J4-1 to J4-7) are tied together. The output operational amplifier is set to unity gain configuration by default but can be modified by simple jumper settings. Nevertheless, the raw output of the DAC can be probed through the specified pins of the J4 output terminal, which also provides mechanical stability when stacking or plugging into any interface board. In addition, it provides easy access for monitoring up to two (DAC8551) or four (DAC8552) DAC channels when stacking two EVMs together (see Section 3.3).

The following sections describe the different configurations of the output amplifier, U2.

3.4.1 Unity Gain Output

The buffered output configuration can be used to prevent loading the DAC8551/52, although it may present some slight distortion because of the feedback resistor and capacitor. The user can tailor the feedback circuit to closely match the desired wave shape by simply desoldering R6 and C12 and replacing them with the desired values. It is also possible to simply eliminate R6 and C12 altogether and to solder a $0-\Omega$ resistor in place of R6, if desired.

Table 5 shows the jumper setting for the unity gain configuration of the DAC external output buffer in unipolar or bipolar mode.

Reference Jumper Position		Position	Function	
	Unipolar	Bipolar		
W3	OPEN	OPEN	Disconnect V _{REF} H from the inverting input of the operational amplifier.	
W5	2-3	1-2	Supplies V _{SS} to the negative rail of operational amplifier or ties it to AGND.	
W15	OPEN	OPEN	Disconnect negative input of the operational amplifier from the gain resistor, R12.	

Table 5. Unity Gain Output Jumper Settings

3.4.2 Output Gain of Two

Two types of configurations yield an output gain of 2, depending on the setup of the jumpers W3 and W15. These configurations allow the user to choose whether the DAC output has $V_{REF}H$ as an offset or not.

Table 6 shows the proper jumper settings of the EVM for the 2x gain output of the DAC.

Reference **Jumper Position Function** Unipola **Bipolar** W3 Inverting input of the output operational amplifier, U2, is connected to V_{RFF}H for use as its Close Close offset voltage with a gain of 2. W15 jumper must be open. V_{REF}H is disconnected from the inverting input of the output operational amplifier, U2. W15 Open Open jumper must be closed. W5 2-3 1-2 Supplies power, V_{SS}, to the negative rail of operational amplifier, U2, for bipolar mode, or ties it to AGND for unipolar mode. W15 Close Close Configures operational amplifier, U2, for a gain of 2 output without a voltage offset. W3 jumper must be open. Inverting input of the operational amplifier, U2, is disconnected from the gain resistor, R12. W3 Open Open jumper must be closed.

Table 6. Gain of Two Output Jumper Settings



3.4.3 Capacitive Load Drive

Another output configuration option is to drive a wide range of capacitive load requirements. However, all operational amplifiers under certain conditions may become unstable, depending on the operational amplifier configuration, gain, and load value. These are just a few of the factors that can affect operational amplifier stability performance and should be considered when implementing.

In unity gain, the OPA627 operational amplifier, U2, performs well with large capacitive loads. Increasing the gain enhances the amplifier's ability to drive even more capacitance, and adding a load resistor further improves the capacitive load drive capability.

Table 7 shows the jumper setting configuration for a capacitive load drive.

Jumper Position Reference **Function** Unipolar **Bipolar** W3 Open Open V_{REF}H is disconnected from the inverting input of the output operational amplifier, U2. W5 Supplies power, V_{SS}, to the negative rail of operational amplifier, U2, for bipolar mode, or 2-3 1-2 ties it to AGND for unipolar mode. Capacitive load drive output of DAC is routed to pin 1 of W15 jumper and may be used as W15 Open Open the output terminal.

Table 7. Capacitive Load Drive Output Jumper Settings

3.5 Optional Signal-Conditioning Operational Amplifier (U8B)

One part of the dual-package operational amplifier, OPA2227 (U8), is used for reference buffering (U8A) whereas the other is unused. This unused operational amplifier (U8B) is left for whatever operational amplifier circuit application the user desires to implement. The 1206 footprint for the resistors and capacitors surrounding the U8B operational amplifier are not populated and thus are available for easy configuration. Test points TP6 and TP7 are not installed either; so, the user has the option of how to connect the \pm input signals to this operational amplifier. No test point has been made available for the output due to space restriction, but a wire can simply be soldered to the output of the operational amplifier via the unused component pads that connect to it.

Once the operational amplifier circuit is realized, the configuration becomes easy by simply populating the corresponding components that match the circuit designed and leaving all other unused component footprints unpopulated.



3.6 Jumper Setting

Table 8 shows the function of each specific jumper setting of the EVM.

Table 8. Jumper Setting Function

Reference	Jumper Setting	Function
W1		+5-V analog supply is selected for AV _{DD} .
	1 3	+3.3-V analog supply is selected for AV _{DD} .
W2	1 3	Routes V _{OUT} A to J4-2.
	1 3	Routes V _{OUT} A to J4-6.
W3	• •	Disconnects V _{REF} H to the inverting input of the output operational amplifier, U2
	••	Connects V _{REF} H to the inverting input of the output operational amplifier, U2
W4	1 3	Routes the adjustable, buffered, onboard +5-V reference to the V _{REF} H input of the DAC8551/52.
	1 3	Routes the user-supplied reference from U4 (if installed), TP1 or J4-20 to the $V_{REF}H$ input of the DAC8551/52.
W5	1 3	Negative supply rail of the output operational amplifier, U2, is powered by $V_{\mbox{\footnotesize SS}}$ for bipolar operation.
	1 3	Negative supply rail of the output operational amplifier, U2, is tied to AGND for unipolar operation.
W6	1 3	CS signal from J2-1 is routed to drive the SYNC signal of the DAC8551/52.
	1 3	FSX signal from J2-7 is routed to drive the SYNC signal of the DAC8551/52.
W7	1 3	For DAC8551EVM, the V_{FB} is routed out to minimize the output error. Remove R1 and short W7 as shown; then connect V_{FB} and $V_{OUT}A$ as close as possible to the load. The V_{FB} signal then routed to J4-10.
		For DAC8552EVM, R1 is not installed and W7 is shorted as shown so that $V_{OUT}B$ is routed J4-10 header terminal.
	1 3	This is the default jumper position for DAC8551 EVM when R1 is installed.
	1 3	For DAC8551EVM, the V_{FB} is routed out to minimize the output error. Remove R1 and short W7 as shown; then connect V_{FB} and $V_{OUT}A$ as close as possible to the load. The V_{FB} signal then routed to J4-14.
		For DAC8552EVM, R1 is not installed, and W7 is shorted as shown so that $V_{\text{OUT}}B$ is routed J4-14 header terminal.
W15	• •	Disconnects the inverting input of the output operational amplifier, U2, from the gain resistor, R12.
	••	Connects the inverting input of the output operational amplifier, U2, to the gain resistor, R12 for gain of 2 configuration.



3.7 Related Texas Instruments Documentation

To obtain a copy of any of the following TI documents, call the Texas Instruments Literature Response Center at (800) 477–8924 or the Product Information Center (PIC) at (972) 644–5580. When ordering, identify the manual by its title and literature number. Updated documents also can be obtained through the TI Web site at www.ti.com.

Data Sheets	Literature Number
DAC8551	<u>SBAS254</u>
DAC8552	SBAS430
DAC8531	SBAS192
DAC8532	SBAS246
DAC8501	<u>SBAS212</u>
DAC7512	<u>SBAS156</u>
DAC7513	<u>SBAS157</u>
REF02	<u>SBVS003</u>
REF3240	<u>SBVS058</u>
OPA627	<u>SBOS165</u>
OPA2227	<u>SBOS110</u>


3.8 Questions About This or Other Data Converter EVMs?

If you have questions about this or other Texas Instruments Data Converter evaluation modules, send an e-mail to the Data Converter Application Team at *dataconvapps@list.ti.com*. Include in the subject heading the product with which you have questions or concerns.

3.9 Schematic

16

The schematic appears on the following page.





FCC Warnings

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

EVM TERMS AND CONDITIONS

Texas Instruments (TI) provides the enclosed Evaluation Module and related material (EVM) to you, the user, (you or user) **SUBJECT TO** the terms and conditions set forth below. By accepting and using the EVM, you are indicating that you have read, understand and agree to be bound by these terms and conditions. IF YOU DO NOT AGREE TO BE BOUND BY THESE TERMS AND CONDITIONS, YOU MUST RETURN THE EVM AND NOT USE IT.

This EVM is provided to you by TI and is intended for your **INTERNAL ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY**. It is provided "AS IS" and "WITH ALL FAULTS." It is not considered by TI to be fit for commercial use. As such, the EVM may be incomplete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety measures typically found in the end product. As a prototype, the EVM does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may not meet the technical requirements of the directive.

Should this EVM not meet the specifications indicated in the EVM User's Guide, it may be returned within 30 days from the date of delivery for a full refund of any amount paid by user for the EVM, which user agrees shall be user's sole and exclusive remedy. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY TI TO USER, AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE OR NON-INFRINGEMENT.

TI shall have no obligation to defend any claim arising from the EVM, including but not limited to claims that the EVM infringes third party intellectual property. Further, TI shall have no liability to user for any costs, losses or damages resulting from any such claims. User shall indemnify and hold TI harmless against any damages, liabilities or costs resulting from any claim, suit or proceeding arising from user's handling or use of the EVM, including but not limited to, (i) claims that the EVM infringes a third party's intellectual property, and (ii) claims arising from the user's use or handling of the EVM. TI shall have no responsibility to defend any such claim, suit or proceeding.

User assumes all responsibility and liability for proper and safe handling and use of the EVM and the evaluation of the EVM. TI shall have no liability for any costs, losses or damages resulting from the use or handling of the EVM. User acknowledges that the EVM may not be regulatory compliant or agency certified (FCC, UL, CE, etc.). Due to the open construction of the EVM it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE USER'S INDEMNITY OBLIGATIONS SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES WHETHER TI IS NOTIFIED OF THE POSSIBILITY OR NOT.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

User agrees to read the EVM User's Guide and, specifically, the EVM warnings and Restrictions notice in the EVM User's Guide prior to handling the EVM and the product. This notice contains important safety information about temperatures and voltages.

It is user's responsibility to ensure that persons handling the EVM and the product have electronics training and observe good laboratory practice standards.

By providing user with this EVM, product and services, TI is NOT granting user any license in any patent or other intellectual property right.

EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input voltage range of +2.7 V to +5 V and the output voltage range of -5 V to +5 V.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.



EVM WARNINGS AND RESTRICTIONS (continued)

During normal operation, some circuit components may have case temperatures greater than 30°C. The EVM is designed to operate properly with certain components above 85°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2005, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated