Telephone: +44 (0)14
Fax: +44 (0)14
Email: sales@m
Website: www.mic

Midas Displays, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU  $+44\ (0)1493\ 602602$   $+44\ (0)1493\ 665111$  sales@midasdisplays.com www.midasdisplays.com

# Specification MCOT128064NZ-YM



## **Midas Displays OLED Part Number System**

•		_		•	J	Ü	10
1	=	MCO:	Midas Displays OLED				
2	=	Blank:	B: COB (Chip on Board) T: TAB	(Taped Automated	Bonding)		
3	=	No of dots:	(e.g. 240064 = 240 x 64 dots)	(e.g. 21605 = 2 x	16 5mm C.H.)		
4	=	Series	A to Z				
5	=	Series Variant:	A to Z and 1 to 9 – see addendum				
6	=	Operat <mark>ing</mark> T <mark>emp Range:</mark>	<b>A: -3</b> 0+85° <b>C V:</b> -4 <mark>0+8</mark> 0° <b>C</b>	Y: -40 +70° C	<b>Z:</b> -30+70° C		

I: I2C

B: Blue

X: -40 +85° C

Y: Yellow

P: Parallel

e.g. 3 = 3v

Blank: Not Applicable

Character Set:

Colour:

Interface:

**Voltage Variant:** 

**MCO** 

1

7

8

9

10

В

2

21605

3

E: Multi European Font Set (English/Japanese - Western European (K) - Cyrillic (R))

G: Green

M: Multi

**RGB**: Full Colour

R: Red

S: SPI

Ε

9

10

# 1. Revision History

DATE	VERSION	REVISED PAGE NO.	Note
2013/06/18	1		First issue

## 2. General Specification

The Features is described as follow:

■ Module dimension: 26.7×19.26×1.45 (max.) mm<sup>3</sup>

■ Active area: 21.73<mark>8 × 10</mark>.8<mark>5</mark>8 mm<sup>2</sup>

■ Number of dots: 128 x 64

■ Pixel Pitch: 0.17 × 0.17mm2

■ Pixel Size: 0.148 × 0.148 mm2

■ Display Mode: Passive Matrix

■ Duty: 1/64

■ Display Color: (Yellow)


# 4. Interface Pin Function

No.	Symbol	Function					
1	N.C. (GND)	The supporting pins stresses on the fund	Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground.				
2 3	C2P	Positive Terminal of	the Flyi	ng Inver	ting Cap	pacitor	
3	C2N	Negative Terminal of	of the Fly	ring Boo	st Capa	citor	
4	C1P	The charge-pump ca	•		•		
5	C1N	terminals. They mus not used.	t be floa	ited whe	en the co	onverter is	
6	VBAT	This is the power su DC/DC voltage convexternal source whe	Power Supply for DC/DC Converter Circuit This is the power supply pin for the internal buffer of the DC/DC voltage converter. It must be connected to external source when the converter is used. It should be connected to VDD when the converter is not used.				
7	NC	NC		4///			
8	vss	This is a ground pin.	Ground of Logic Circuit This is a ground pin. It acts as a reference for the logic pins. It must be connected to external ground.				
9	VDD	Power Supply for Lo This is a voltage sup external source.		It must	be conn	ected to	
10	BS0	Communicating Pro	tocol Se	lect			
11	BS1	These pins are MCL			tion inpu	ıt. See the	
· ·	100.	following table:					
		j amara	BS0	BS1	BS2	1	
		I2C	0	1	0	1	
12	BS2	3-wire SPI	1	0	0		
		4-wire SPI	0	0	0		
		8-bit 68XX Parallel	0	0	1		
		8-bit 80XX Parallel	0	1	1	1	
13	CS#	Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low.					
14	RES#	Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed.					

15	D/C#	Data/Command Control This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams. When the pin is pulled high and serial interface mode is selected, the data at SDIN is treated as data. When it is pulled low, the data at SDIN will be transferred to the command register. In I2C mode, this pin acts as SA0 for slave address selection.
16	R/W#	Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to "High" for read mode and pull it to "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low.
17	E/RD#	Read/Write Enable or Read This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS# is pulled low.
18~25	D0~D7	Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. When I2C mode is selected, D2 & D1 should be tired together and serve as SDAout & SDAin in application and D0 is the serial clock input SCL.


26	IREF	Current Reference for Brightness Adjustment This pin is segment current reference pin. A resistor should be connected between this pin and VSS. Set the current lower than 12.5µA.
27	VCOMH	Voltage Output High Level for COM Signal This pin is the input pin for the voltage output high level for COM signals. A capacitor should be connected between this pin and VSS.
28	VCC	Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. A stabilization capacitor should be connected between this pin and VSS when the converter is used. It must be connected to external source when the converter is not used.
29	VLSS	Ground of Analog Circuit This is an analog ground pin. It should be connected to VSS externally.
30	NC(GND)	Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground.

## 5. Outline Dimension



## **6.Block Diagram**

#### VCC Supplied Externally



MCU Interface Selection: BS0, BS1 and BS2


Pins connected to MCU interface: CS#, RES#, D/C#, R/W#, E/RD#, and

D0~D7

C1, C3: 0.1μF C2, C4, C5: 4.7μF

R1:  $560k\Omega$ , R1 = (Voltage at IREF – VSS) / IREF

#### Vcc Generated by Internal DC/DC Circuit



MCU Interface Selection:

BS0, BS1 and BS2

Pins connected to MCU interface: CS#, RES#, D/C#, R/W#, E/RD#, and

D0~D7

 $C1, C2, C5, C6: 1\mu F$  $C3, C4: 4.7\mu F$ 

R1:  $390k\Omega$ , R1 = (Voltage at IREF – VSS) / IREF

## 7. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	VDD	-0.3	4	V	1,2
Supply Voltage for Display	VCC	0	11	V	1,2
Operating Temperature	TOP	-30	70	°C	_
Storage Temperature	TSTG	-40	80	°C	_

Note 1: All the above voltages are on the basis of "VSS = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.



## 8. Optics & Electrical Characteristics

#### **8.1 Optics Characteristics**

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Brightness		With				
(VccSupplied	Lbr	Polarizer	80	100	-	cd/m <sub>2</sub>
Externally)		(Note 3)				
Brightness		With				cd/m2
(VccGenerated	Lbr	Polarizer	50	60	_	
by Internal	LDI	(Note 4)	30	00	_	
DC/DC)						
C.I.E. (Yellow)	(x) (y)	Without	0.43	0.47	0.51	
C.I.L. (Tellow)		Polarizer	0.46	0.50	0.54	
Dark Room	CR			>2000:1		
Contrast			-		_	
View Angle			>160	_	-	degree

<sup>\*</sup> Optical measurement taken at V<sub>DD</sub> = 2.8V, V<sub>CC</sub> = 9V & 7.35V.

Software configuration follows Section 4.4 Initialization.

#### 8.2 DC Characteristics

Characterist <mark>ic</mark> s	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage for Logic	V <sub>DD</sub>	11-	1.65	2.8	3.3	V
Supply Voltage for Display	Vcc	Note 3	8.5	9	9.5	V
Supply Voltage for DC/DC	Vват	Internal DC/DC Enable	3.5	-	4.2	V
Supply Voltage for Display (Generated by Internal DC/DC)	Vcc	Note 4	7	7.35	7.5	V
High Level Input	ViH	-	0.8×V <sub>DD</sub>	-	V <sub>DD</sub>	V
Low Level Input	VIL	-	0	-	0.2×V <sub>D</sub>	V
High Level Output	Vон	Ιουτ= 100μA, 3.3MHz	0.9×V <sub>DD</sub>	-	V <sub>DD</sub>	V
Low Level Output	Vol	Ιουτ= 100μA, 3.3MHz	0	-	0.1×V <sub>D</sub>	V
Operating Current for VDD	IDD	-	-	180	300	μΑ
Operating Current for Vcc (VccSupplied Externally)	Icc	Note 5 Note 6		6.0 10.8	7.5 13.5	mA mA
Operating Current for VBAT (VccGenerated by Internal DC/DC)	Іват	Note 7 Note 8		11.6 20.9	14.5 26.1	mA mA
Sleep Mode Current for VDD	IDD, SLEEP	-	-	1	5	μΑ
Sleep Mode Current for Vcc	ICC, SLEEP	-	-	1	5	μΑ

Note 3 & 4: Brightness (Lbr) and Supply Voltage for Display (Vcc) are subject to the change of the panel characteristics and the customer's request.

Note 5: V<sub>DD</sub> = 2.8V, V<sub>CC</sub> = 9V, 50% Display Area Turn on.

Note 6: V<sub>DD</sub> = 2.8V, V<sub>CC</sub> = 9V, 100% Display Area Turn on.

Note 7:  $V_{DD} = 2.8V$ ,  $V_{CC} = 7.35V$ , 50% Display Area Turn on.


Note 8: V<sub>DD</sub> = 2.8V, V<sub>CC</sub> = 7.35V, 100% Display Area Turn on.

#### 8.3 AC Characteristics

8.3.1 68XX-Series MPU Parallel Interface Timing Characteristics:


Symbol	Description	Min	Max	Unit
tcycle	Clock Cycle Time	300	-	ns
<b>t</b> AS	Address Setup Time	0	-	ns
<b>t</b> ah	Address Hold Time	0	_	ns
<b>t</b> osw	Write Data Setup Time	40	/-/	ns
tohw	Write Data Hold Time	7	77	ns
<b>t</b> DHR	Read Data Hold Time	20	<b>-/-</b> /	ns
<b>t</b> oн	Output Disable Time		70	ns
<b>t</b> acc	Access Time	\ <del>-</del> /	140	ns
PWcsl	Chip Select Low Pulse Width (Read) Chip Select Low Pulse width (Write)	1 <mark>2</mark> 0 60		ns
PWcsh	Chip Select High Pulse Width (Read) Chip Select High Pulse Width (Write)	60 60	-	ns
tr	Rise Time	-	40	ns
t⊧	Fall Time	-	40	ns

#### \* $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_a = 25^{\circ}C)$



## 8.3.2 80XX-Series MPU Parallel Interface Timing Characteristics:


Symbol	Descri <mark>ptio</mark> n	Min	Max	Unit
tcycle	Clock Cycle Time	300		ns
tas	Address Setup Time	10	A-D	ns
<b>t</b> AH	Address Hold Time	0	-	ns
tosw	Write Data Setup Time	40	-	ns
<b>t</b> DHW	Write Data Hold Time	7	-	ns
<b>t</b> DHR	Read Data Hold Time	20	-	ns
tон	Output Disable Time	-	70	ns
tacc	Access Time	-	140	ns
<b>t</b> pwlr	Read Low Time	120	-	ns
<b>t</b> PWLW	Write Low Time	60	-	ns
<b>t</b> pwhr	Read High Time	60	-	ns
<b>t</b> PWHW	Write High Time	60	-	ns
<b>t</b> cs	Chip Select Setup Time	0	-	ns
tсsн	Chip Select Hold Time to Read Signal	0	-	ns
tcsf	Chip Select Hold Time	20	-	ns
<b>t</b> R	Rise Time	-	40	ns
t⊧	Fall Time	-	40	ns



#### 8.3.3 Serial Interface Timing Characteristics: (4-wire SPI)

Symbol	Description	Min	Max	Unit
<b>t</b> cycle	Clock Cycle Time	100	-	ns
tas	Address Setup Time	15	-	ns
<b>t</b> AH	Address Hold Time	15	-	ns
tcss	Chip Select Setup Time	20	-	ns
tсsн	Chip Select Hold Time	10	-	ns
tosw	Write Data Setup Time	15	-	ns
tohw	Write Data Hold Time	15	-	ns
<b>t</b> CLKL	Clock Low Time	20	-	ns
<b>t</b> clkh	Clock High Time	20	-	ns
<b>t</b> R	Rise Time	-	40	ns
t⊧	Fall Time	_	40	ns


\*  $(V_{DD}$  -  $V_{SS}$  = 1.65V to 3.3V,  $T_a$  = 25°C)



## 8.3.4 Serial Interface Timing Characteristics: (3-wire SPI)

Symbol	Description	Min	Max	Unit
tcycle	Clock Cycle Time	100	-	ns
tcss	Chip Select Setup Time	20	-	ns
tсsн	Chip Select Hold Time	10	-	ns
tosw	Write Data Setup Time	15	-	ns
tohw	Write Data Hold Time	15	-	ns
tclkl	Clock Low Time	20	-	ns
<b>t</b> CLKH	Clock High Time	20	-	ns
<b>t</b> R	Rise Time	-	40	ns
tғ	Fall Time	-	40	ns


<sup>\* (</sup> $V_{DD}$  -  $V_{SS}$  = 1.65V to 3.3V,  $T_a$  = 25°C)



## 8.3.5 I<sub>2</sub>C Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
tcycle	Clock Cycle Time	2.5	-	us
<b>t</b> HSTART	Start Condition Hold Time	0.6	-	us
<b>t</b> HD	Data Hold Time (for "SDAout" Pin) Data Hold Time (for "SDAIN" Pin)	0 300	-	ns
<b>t</b> sp	Data Setup Time	100	-	ns
	Start Condition Setup Time			
<b>t</b> sstart	(Only relevant for a repeated Start condition)	0.6	-	us
<b>t</b> sstop	Stop Condition Setup Time	0.6	-	US
<b>t</b> R	Rise Time for Data and Clock Pin		300	ns
tF	Fall Time for Data and Clock Pin		300	ns
tidle	Idle Time before a New Transmission can Start	1.3	1	us

<sup>\*</sup>  $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_a = 25^{\circ}C)$ 



## 9. Reliability

#### 9.1 Contents of Reliability Tests

Item	Conditions	Criteria
High Temperature Operation	70°C,240hrs	
Low Temperature Operation	-30°C ,240hrs	
High Temperature Storage	80°C,240hrs	The operational
Low Temperature Storage	-40°C ,240hrs	The operational
High Tanana and an Albanian	60℃,90%RH,120hrs <sup>,</sup>	functions work.
High Temperature/Humidity Operation/ Thermal Shock	-40°C ⇔ 85°C, 24 cycles	
Speration, Thermal Officer	60 mins dwell	

<sup>\*</sup> The samples used for the above tests do not include polarizer.

#### 9.2 Lifetime

End of lifetime is specified as 50% of initial brightness reached.

Parameter	Min	T <mark>yp</mark> .	Max	Unit	Condition	Notes
Operating Life Time	\ <u>-</u>	EK		hr	100 cd/m <sub>2</sub> , 50% Checkerboard	6

Note 6: The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

#### 9.3 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.

#### 9.4Mechanical Test


Mechanical Test					
Vibration test	Endurance test applying the vibration during transportation and using.	10~22Hz→1.5mmp-p 22~500Hz→1.5G Total 0.5hrs			
Shock test	Constructional and mechanical endurance test applying the shock during transportation.	50G Half sign wave 11 msedc 3 times of each direction			
Atmospheric pressure test	Endurance test applying the atmospheric pressure during transportation by air.	115mbar 40hrs			

<sup>\*</sup> No moisture condensation is observed during tests.

# 10. Inspection specification

NO	Item	Criterion				AQL
01	Electrical Testing	<ul> <li>1.1 Missing vertical, horizontal segment, segment contrast defect.</li> <li>1.2 Missing character, dot or icon.</li> <li>1.3 Display malfunction.</li> <li>1.4 No function or no display.</li> <li>1.5 Current consumption exceeds product specifications.</li> <li>1.6 Viewing angle defect.</li> <li>1.7 Mixed product types.</li> <li>1.8 Contrast defect.</li> </ul>			0.65	
02	Black or white spots (display only)	than three v	white or b	ts on display ≦0.2 lack spots present more than two sp	i.	2.5
03	Black spots, white spots, contamination	3.1 Round type Φ=( x + y )				2.5
	(non-display)	3.2 Line type :		ring drawing) Width  W≦0.02  0.02 <w≦0.03 0.03<w≦0.05="" 0.05<w<="" td=""><td>Acceptable Q TY Accept no dense 2 As round type</td><td>2.5</td></w≦0.03>	Acceptable Q TY Accept no dense 2 As round type	2.5
04	Polarizer bubbles	If bubbles are valued judge using blasspecifications, easy to find, mucheck in specific direction.	nck spot not ust	Size Φ $Φ \le 0.20$ $0.20 < Φ \le 0.50$ $0.50 < Φ \le 1.00$ $1.00 < Φ$ Total Q TY	Acceptable Q TY Accept no dense 3 2 0	2.5

NO	Item	Criterion	AQL	
05	Scratches	Follow NO.3 Black spots, white spots, contamination		
		Symbols Define: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: Side length L: Electrode pad length: 6.1 General glass chip: 6.1.1 Chip on panel surface and crack between panels:		
06	Chipped glass	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
		$ \begin{array}{ c c c c c }\hline z: Chip thickness & y: Chip width & x: Chip length\\\hline Z \leqq 1/2t & Not over viewing & x \leqq 1/8a\\ & area & & \end{array} $		
		1/2t < z ≤ 2t Not exceed 1/3k x ≤ 1/8a		



NO	Item	Criterion	AQL
07	Cracked glass	With extensive crack is not acceptable.	2.5
08	Backlight elements	<ul> <li>8.1 Illumination source flickers when lit.</li> <li>8.2 Spots or scratched that appear when lit must be judged. Using Spot, lines and contamination standards.</li> <li>8.3 Backlight doesn't light or color wrong.</li> </ul>	0.65 2.5 0.65
09	Bezel	<ul><li>9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination.</li><li>9.2 Bezel must comply with job specifications.</li></ul>	2.5 0.65
10	PCB · COB	<ul> <li>10.1 COB seal may not have pinholes larger than 0.2mm or contamination.</li> <li>10.2 COB seal surface may not have pinholes through to the IC.</li> <li>10.3 The height of the COB should not exceed the height indicated in the assembly diagram.</li> <li>10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places.</li> <li>10.5 No oxidation or contamination PCB terminals.</li> <li>10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts.</li> <li>10.7 The jumper on the PCB should conform to the product characteristic chart.</li> <li>10.8 If solder gets on bezel tab pads, LED pad, zebra pad or screw hold pad, make sure it is smoothed down.</li> </ul>	2.5 2.5 0.65 2.5 2.5 0.65 2.5
11	Soldering	<ul> <li>11.1 No un-melted solder paste may be present on the PCB.</li> <li>11.2 No cold solder joints, missing solder connections, oxidation or icicle.</li> <li>11.3 No residue or solder balls on PCB.</li> <li>11.4 No short circuits in components on PCB.</li> </ul>	2.5 2.5 2.5 0.65

NO	Item	Criterion	AQL
NO 12	General appearance	<ul> <li>12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP.</li> <li>12.2 No cracks on interface pin (OLB) of TCP.</li> <li>12.3 No contamination, solder residue or solder balls on product.</li> <li>12.4 The IC on the TCP may not be damaged, circuits.</li> <li>12.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it cause the interface pin to sever.</li> <li>12.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color.</li> <li>12.7 Sealant on top of the ITO circuit has not hardened.</li> <li>12.8 Pin type must match type in specification sheet.</li> <li>12.9 Pin loose or missing pins.</li> <li>12.10 Product packaging must the same as specified on packaging specification sheet.</li> </ul>	2.5 0.65 2.5 2.5 2.5 2.5 0.65 0.65 0.65
		packaging specification sheet.  12.11 Product dimension and structure must conform to product specification sheet.	

DISPLAYS

#### Standard:

Defect item	Sorting	Defect judgment
No Display	Major	
Dark crisscross line	Major	
Short	Major	
Miss line	Major	
Wrong Display	Major	

Display Uneven	Major	
Dark dot and light line	Major	

