



Address:  
Telephone:  
Fax:  
Email:  
Website:

Midas Displays, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU  
+44 (0)1493 602602  
+44 (0)1493 665111  
sales@midasdisplays.com  
www.midasdisplays.com


# Specification

## MCOT128064NZ-YM



# Midas Displays OLED Part Number System

<b>MCO</b>	<b>B</b>	<b>21605</b>	<b>A</b>	<b>*</b>	<b>V</b>	<b>-</b>	<b>E</b>	<b>W</b>	<b>I</b>	<b>*</b>
<b>1</b>	<b>2</b>	<b>3</b>	<b>4</b>	<b>5</b>	<b>6</b>		<b>7</b>	<b>8</b>	<b>9</b>	<b>10</b>
1	=	<b>MCO:</b>	Midas Displays OLED							
2	=	<b>Blank:</b>	<b>B:</b> COB (Chip on Board) <b>T:</b> TAB (Taped Automated Bonding)							
3	=	<b>No of dots:</b>	(e.g. 240064 = 240 x 64 dots)				(e.g. 21605 = 2 x 16 5mm C.H.)			
4	=	<b>Series</b>	A to Z							
5	=	<b>Series Variant:</b>	A to Z and 1 to 9 – see addendum							
6	=	<b>Operating Temp Range:</b>	<b>A:</b> -30+85° C		<b>V:</b> -40+80° C		<b>Y:</b> -40 +70° C		<b>Z:</b> -30+70° C	
			<b>X:</b> -40 +85° C							
7	=	<b>Character Set:</b>	<b>Blank:</b> Not Applicable							
			<b>E:</b> Multi European Font Set (English/Japanese – Western European (K) – Cyrillic (R))							
8	=	<b>Colour:</b>	<b>Y:</b> Yellow		<b>W:</b> White		<b>B:</b> Blue		<b>R:</b> Red	
			<b>G:</b> Green		<b>RGB:</b> Full Colour					
9	=	<b>Interface:</b>	<b>P:</b> Parallel		<b>I:</b> I <sup>2</sup> C		<b>S:</b> SPI		<b>M:</b> Multi	
10	=	<b>Voltage Variant:</b>	e.g. <b>3</b> = 3v							



# 1. Revision History

DATE	VERSION	REVISED PAGE NO.	Note
2013/06/18	1		First issue

# 2. General Specification

The Features is described as follow:

- Module dimension: 26.7×19.26×1.45 (max.) mm<sup>3</sup>
- Active area: 21.738 × 10.858 mm<sup>2</sup>
- Number of dots: 128 x 64
- Pixel Pitch: 0.17 × 0.17mm<sup>2</sup>
- Pixel Size: 0.148 × 0.148 mm<sup>2</sup>
- Display Mode: Passive Matrix
- Duty: 1/64
- Display Color: (Yellow)


## 4. Interface Pin Function

No.	Symbol	Function																								
1	N.C. (GND)	<i>Reserved Pin (Supporting Pin)</i> The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground.																								
2	C2P	<i>Positive Terminal of the Flying Inverting Capacitor</i>																								
3	C2N	<i>Negative Terminal of the Flying Boost Capacitor</i>																								
4	C1P	The charge-pump capacitors are required between the terminals. They must be floated when the converter is not used.																								
5	C1N																									
6	VBAT	<i>Power Supply for DC/DC Converter Circuit</i> This is the power supply pin for the internal buffer of the DC/DC voltage converter. It must be connected to external source when the converter is used. It should be connected to VDD when the converter is not used.																								
7	NC	NC																								
8	VSS	<i>Ground of Logic Circuit</i> This is a ground pin. It acts as a reference for the logic pins. It must be connected to external ground.																								
9	VDD	<i>Power Supply for Logic</i> This is a voltage supply pin. It must be connected to external source.																								
10	BS0	<i>Communicating Protocol Select</i> These pins are MCU interface selection input. See the following table:																								
11	BS1																									
12	BS2																									
		<table border="1"> <thead> <tr> <th></th> <th>BS0</th> <th>BS1</th> <th>BS2</th> </tr> </thead> <tbody> <tr> <td>I2C</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>3-wire SPI</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>4-wire SPI</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>8-bit 68XX Parallel</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>8-bit 80XX Parallel</td> <td>0</td> <td>1</td> <td>1</td> </tr> </tbody> </table>		BS0	BS1	BS2	I2C	0	1	0	3-wire SPI	1	0	0	4-wire SPI	0	0	0	8-bit 68XX Parallel	0	0	1	8-bit 80XX Parallel	0	1	1
	BS0	BS1	BS2																							
I2C	0	1	0																							
3-wire SPI	1	0	0																							
4-wire SPI	0	0	0																							
8-bit 68XX Parallel	0	0	1																							
8-bit 80XX Parallel	0	1	1																							
13	CS#	<i>Chip Select</i> This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low.																								
14	RES#	<i>Power Reset for Controller and Driver</i> This pin is reset signal input. When the pin is low, initialization of the chip is executed.																								


15	D/C#	<p><i>Data/Command Control</i></p> <p>This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams.</p> <p>When the pin is pulled high and serial interface mode is selected, the data at SDIN is treated as data. When it is pulled low, the data at SDIN will be transferred to the command register. In I2C mode, this pin acts as SA0 for slave address selection.</p>
16	R/W#	<p><i>Read/Write Select or Write</i></p> <p>This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to “High” for read mode and pull it to “Low” for write mode.</p> <p>When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low.</p>
17	E/RD#	<p><i>Read/Write Enable or Read</i></p> <p>This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low.</p> <p>When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS# is pulled low.</p>
18~25	D0~D7	<p><i>Host Data Input/Output Bus</i></p> <p>These pins are 8-bit bi-directional data bus to be connected to the microprocessor’s data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. When I2C mode is selected, D2 &amp; D1 should be tied together and serve as SDAout &amp; SDAin in application and D0 is the serial clock input SCL.</p>

26	IREF	<p><i>Current Reference for Brightness Adjustment</i></p> <p>This pin is segment current reference pin. A resistor should be connected between this pin and VSS. Set the current lower than 12.5<math>\mu</math>A.</p>
27	VCOMH	<p><i>Voltage Output High Level for COM Signal</i></p> <p>This pin is the input pin for the voltage output high level for COM signals. A capacitor should be connected between this pin and VSS.</p>
28	VCC	<p><i>Power Supply for OEL Panel</i></p> <p>This is the most positive voltage supply pin of the chip. A stabilization capacitor should be connected between this pin and VSS when the converter is used. It must be connected to external source when the converter is not used.</p>
29	VLSS	<p><i>Ground of Analog Circuit</i></p> <p>This is an analog ground pin. It should be connected to VSS externally.</p>
30	NC(GND)	<p><i>Reserved Pin (Supporting Pin)</i></p> <p>The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground.</p>


# 5. Outline Dimension



PIN NO.	SYMBOL	PIN NO.	SYMBOL
1	NC(GND)	14	RES#
2	C2P	15	D/C#
3	C2N	16	R/W#
4	C1P	17	E/RD#
5	C1N	18	D0
6	VBAT	19	D1
7	NC	20	D2
8	VSS	21	D3
9	VDD	22	D4
10	BS0	23	D5
11	BS1	24	D6
12	BS2	25	D7
13	CS#	26	IREF
		27	VCOMH
		28	VCC
		29	VLSS
		30	NC(GND)




The non-specified tolerance of dimension is  $\pm 0.3\text{mm}$ .



SCALE: 20/1

## 6. Block Diagram

VCC Supplied Externally



MCU Interface Selection: BS0, BS1 and BS2  
 Pins connected to MCU interface: CS#, RES#, D/C#, R/W#, E/RD#, and D0~D7


C1, C3: 0.1 $\mu$ F

C2, C4, C5: 4.7 $\mu$ F

R1: 560k $\Omega$ ,  $R1 = (\text{Voltage at IREF} - VSS) / IREF$



Vcc Generated by Internal DC/DC Circuit



MCU Interface Selection: BS0, BS1 and BS2  
Pins connected to MCU interface: CS#, RES#, D/C#, R/W#, E/RD#, and D0~D7

C1, C2, C5, C6: 1 $\mu$ F  
C3, C4: 4.7 $\mu$ F  
R1: 390k $\Omega$ , R1 = (Voltage at IREF - VSS) / IREF

## 7. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	VDD	-0.3	4	V	1,2
Supply Voltage for Display	VCC	0	11	V	1,2
Operating Temperature	TOP	-30	70	°C	—
Storage Temperature	TSTG	-40	80	°C	—

Note 1: All the above voltages are on the basis of “VSS = 0V”.

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. “Optics & Electrical Characteristics”. If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.



## 8. Optics & Electrical Characteristics

### 8.1 Optics Characteristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Brightness (V <sub>CC</sub> Supplied Externally)	L <sub>br</sub>	With Polarizer (Note 3)	80	100	-	cd/m <sup>2</sup>
Brightness (V <sub>CC</sub> Generated by Internal DC/DC)	L <sub>br</sub>	With Polarizer (Note 4)	50	60	-	cd/m <sup>2</sup>
C.I.E. (Yellow)	(x) (y)	Without Polarizer	0.43 0.46	0.47 0.50	0.51 0.54	
Dark Room Contrast	CR		-	>2000:1	-	
View Angle			>160	-	-	degree

\* Optical measurement taken at V<sub>DD</sub> = 2.8V, V<sub>CC</sub> = 9V & 7.35V.

Software configuration follows Section 4.4 Initialization.

### 8.2 DC Characteristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Supply Voltage for Logic	V <sub>DD</sub>	-	1.65	2.8	3.3	V
Supply Voltage for Display	V <sub>CC</sub>	Note 3	8.5	9	9.5	V
Supply Voltage for DC/DC	V <sub>BAT</sub>	Internal DC/DC Enable	3.5	-	4.2	V
Supply Voltage for Display (Generated by Internal DC/DC)	V <sub>CC</sub>	Note 4	7	7.35	7.5	V
High Level Input	V <sub>IH</sub>	-	0.8×V <sub>DD</sub>	-	V <sub>DD</sub>	V
Low Level Input	V <sub>IL</sub>	-	0	-	0.2×V <sub>D</sub> <sub>D</sub>	V
High Level Output	V <sub>OH</sub>	I <sub>OUT</sub> = 100μA, 3.3MHz	0.9×V <sub>DD</sub>	-	V <sub>DD</sub>	V
Low Level Output	V <sub>OL</sub>	I <sub>OUT</sub> = 100μA, 3.3MHz	0	-	0.1×V <sub>D</sub> <sub>D</sub>	V
Operating Current for V <sub>DD</sub>	I <sub>DD</sub>	-	-	180	300	μA
Operating Current for V <sub>CC</sub> (V <sub>CC</sub> Supplied Externally)	I <sub>CC</sub>	Note 5 Note 6	--	6.0 10.8	7.5 13.5	mA mA
Operating Current for V <sub>BAT</sub> (V <sub>CC</sub> Generated by Internal DC/DC)	I <sub>BAT</sub>	Note 7 Note 8	--	11.6 20.9	14.5 26.1	mA mA
Sleep Mode Current for V <sub>DD</sub>	I <sub>DD, SLEEP</sub>	-	-	1	5	μA
Sleep Mode Current for V <sub>CC</sub>	I <sub>CC, SLEEP</sub>	-	-	1	5	μA

Note 3 & 4: Brightness ( $L_{br}$ ) and Supply Voltage for Display ( $V_{CC}$ ) are subject to the change of the panel characteristics and the customer's request.

Note 5:  $V_{DD} = 2.8V$ ,  $V_{CC} = 9V$ , 50% Display Area Turn on.

Note 6:  $V_{DD} = 2.8V$ ,  $V_{CC} = 9V$ , 100% Display Area Turn on.

Note 7:  $V_{DD} = 2.8V$ ,  $V_{CC} = 7.35V$ , 50% Display Area Turn on.


Note 8:  $V_{DD} = 2.8V$ ,  $V_{CC} = 7.35V$ , 100% Display Area Turn on.

### 8.3 AC Characteristics

#### 8.3.1 68XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
$t_{cycle}$	Clock Cycle Time	300	-	ns
$t_{AS}$	Address Setup Time	0	-	ns
$t_{AH}$	Address Hold Time	0	-	ns
$t_{DSW}$	Write Data Setup Time	40	-	ns
$t_{DHW}$	Write Data Hold Time	7	-	ns
$t_{DHR}$	Read Data Hold Time	20	-	ns
$t_{OH}$	Output Disable Time	-	70	ns
$t_{ACC}$	Access Time	-	140	ns
$PW_{CSL}$	Chip Select Low Pulse Width (Read) Chip Select Low Pulse width (Write)	120 60	-	ns
$PW_{CSH}$	Chip Select High Pulse Width (Read) Chip Select High Pulse Width (Write)	60 60	-	ns
$t_R$	Rise Time	-	40	ns
$t_F$	Fall Time	-	40	ns

\* ( $V_{DD} - V_{SS} = 1.65V$  to  $3.3V$ ,  $T_a = 25^\circ C$ )





### 8.3.2 80XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
$t_{cycle}$	Clock Cycle Time	300	-	ns
$t_{AS}$	Address Setup Time	10	-	ns
$t_{AH}$	Address Hold Time	0	-	ns
$t_{DSW}$	Write Data Setup Time	40	-	ns
$t_{DHW}$	Write Data Hold Time	7	-	ns
$t_{DHR}$	Read Data Hold Time	20	-	ns
$t_{OH}$	Output Disable Time	-	70	ns
$t_{ACC}$	Access Time	-	140	ns
$t_{PWLR}$	Read Low Time	120	-	ns
$t_{PWLW}$	Write Low Time	60	-	ns
$t_{PWHR}$	Read High Time	60	-	ns
$t_{PWHW}$	Write High Time	60	-	ns
$t_{CS}$	Chip Select Setup Time	0	-	ns
$t_{CSH}$	Chip Select Hold Time to Read Signal	0	-	ns
$t_{CSF}$	Chip Select Hold Time	20	-	ns
$t_R$	Rise Time	-	40	ns
$t_F$	Fall Time	-	40	ns



\* ( $V_{DD} - V_{SS} = 1.65V$  to  $3.3V$ ,  $T_a = 25^\circ C$ )




MIDAS  
DISPLAYS

### 8.3.4 Serial Interface Timing Characteristics: (3-wire SPI)

Symbol	Description	Min	Max	Unit
$t_{\text{cycle}}$	Clock Cycle Time	100	-	ns
$t_{\text{CSS}}$	Chip Select Setup Time	20	-	ns
$t_{\text{CSH}}$	Chip Select Hold Time	10	-	ns
$t_{\text{DSW}}$	Write Data Setup Time	15	-	ns
$t_{\text{DHW}}$	Write Data Hold Time	15	-	ns
$t_{\text{CLKL}}$	Clock Low Time	20	-	ns
$t_{\text{CLKH}}$	Clock High Time	20	-	ns
$t_{\text{R}}$	Rise Time	-	40	ns
$t_{\text{F}}$	Fall Time	-	40	ns

\* ( $V_{\text{DD}} - V_{\text{SS}} = 1.65\text{V to } 3.3\text{V}$ ,  $T_a = 25^\circ\text{C}$ )






### 8.3.5 I<sup>2</sup>C Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	2.5	-	us
t <sub>HSTART</sub>	Start Condition Hold Time	0.6	-	us
t <sub>HD</sub>	Data Hold Time (for "SDA <sub>OUT</sub> " Pin) Data Hold Time (for "SDA <sub>IN</sub> " Pin)	0 300	-	ns
t <sub>SD</sub>	Data Setup Time	100	-	ns
	Start Condition Setup Time			
t <sub>SSTART</sub>	(Only relevant for a repeated Start condition)	0.6	-	us
t <sub>SSTOP</sub>	Stop Condition Setup Time	0.6	-	us
t <sub>R</sub>	Rise Time for Data and Clock Pin		300	ns
t <sub>F</sub>	Fall Time for Data and Clock Pin		300	ns
t <sub>IDLE</sub>	Idle Time before a New Transmission can Start	1.3	-	us

\* ( $V_{DD} - V_{SS} = 1.65V$  to  $3.3V$ ,  $T_a = 25^{\circ}C$ )



## 9. Reliability

### 9.1 Contents of Reliability Tests

Item	Conditions	Criteria
High Temperature Operation Low Temperature Operation	70°C, 240hrs -30°C, 240hrs	The operational functions work.
High Temperature Storage Low Temperature Storage	80°C, 240hrs -40°C, 240hrs	
High Temperature/Humidity Operation/ Thermal Shock	60°C, 90%RH, 120hrs -40°C ⇔ 85°C, 24 cycles 60 mins dwell	

\* The samples used for the above tests do not include polarizer.

\* No moisture condensation is observed during tests.

### 9.2 Lifetime

End of lifetime is specified as 50% of initial brightness reached.

Parameter	Min	Typ.	Max	Unit	Condition	Notes
Operating Life Time	-		-	hr	100 cd/m <sup>2</sup> , 50% Checkerboard	6

Note 6: The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.


### 9.3 Failure Check Standard



After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.




### 9.4 Mechanical Test

Mechanical Test			
Vibration test	Endurance test applying the vibration during transportation and using.	10~22Hz→1.5mmp-p 22~500Hz→1.5G Total 0.5hrs	—
Shock test	Constructional and mechanical endurance test applying the shock during transportation.	50G Half sign wave 11 msdc 3 times of each direction	—
Atmospheric pressure test	Endurance test applying the atmospheric pressure during transportation by air.	115mbar 40hrs	—

## 10. Inspection specification

NO	Item	Criterion	AQL												
01	Electrical Testing	1.1 Missing vertical, horizontal segment, segment contrast defect. 1.2 Missing character , dot or icon. 1.3 Display malfunction. 1.4 No function or no display. 1.5 Current consumption exceeds product specifications. 1.6 Viewing angle defect. 1.7 Mixed product types. 1.8 Contrast defect.	0.65												
02	Black or white spots (display only)	2.1 White and black spots on display $\leq 0.25\text{mm}$ , no more than three white or black spots present. 2.2 Densely spaced: No more than two spots or lines within 3mm	2.5												
03	Black spots, white spots, contamination (non-display)	3.1 Round type : As following drawing $\Phi = (x + y) / 2$	2.5												
		3.2 Line type : (As following drawing)  <table border="1"> <thead> <tr> <th>Length</th> <th>Width</th> <th>Acceptable QTY</th> </tr> </thead> <tbody> <tr> <td>---</td> <td><math>W \leq 0.02</math></td> <td>Accept no dense</td> </tr> <tr> <td><math>L \leq 3.0</math></td> <td><math>0.02 &lt; W \leq 0.03</math></td> <td rowspan="2">2</td> </tr> <tr> <td><math>L \leq 2.5</math></td> <td><math>0.03 &lt; W \leq 0.05</math></td> </tr> <tr> <td>---</td> <td><math>0.05 &lt; W</math></td> <td>As round type</td> </tr> </tbody> </table>	Length	Width	Acceptable QTY	---	$W \leq 0.02$	Accept no dense	$L \leq 3.0$	$0.02 < W \leq 0.03$	2	$L \leq 2.5$	$0.03 < W \leq 0.05$	---	$0.05 < W$
Length	Width	Acceptable QTY													
---	$W \leq 0.02$	Accept no dense													
$L \leq 3.0$	$0.02 < W \leq 0.03$	2													
$L \leq 2.5$	$0.03 < W \leq 0.05$														
---	$0.05 < W$	As round type													
04	Polarizer bubbles	If bubbles are visible, judge using black spot specifications, not easy to find, must check in specify direction. <table border="1"> <thead> <tr> <th>Size <math>\Phi</math></th> <th>Acceptable QTY</th> </tr> </thead> <tbody> <tr> <td><math>\Phi \leq 0.20</math></td> <td>Accept no dense</td> </tr> <tr> <td><math>0.20 &lt; \Phi \leq 0.50</math></td> <td>3</td> </tr> <tr> <td><math>0.50 &lt; \Phi \leq 1.00</math></td> <td>2</td> </tr> <tr> <td><math>1.00 &lt; \Phi</math></td> <td>0</td> </tr> <tr> <td>Total QTY</td> <td>3</td> </tr> </tbody> </table>	Size $\Phi$	Acceptable QTY	$\Phi \leq 0.20$	Accept no dense	$0.20 < \Phi \leq 0.50$	3	$0.50 < \Phi \leq 1.00$	2	$1.00 < \Phi$	0	Total QTY	3	2.5
Size $\Phi$	Acceptable QTY														
$\Phi \leq 0.20$	Accept no dense														
$0.20 < \Phi \leq 0.50$	3														
$0.50 < \Phi \leq 1.00$	2														
$1.00 < \Phi$	0														
Total QTY	3														

NO	Item	Criterion	AQL																		
05	Scratches	Follow NO.3 Black spots, white spots, contamination																			
06	Chipped glass	<p>Symbols Define:  x: Chip length      y: Chip width      z: Chip thickness  k: Seal width      t: Glass thickness      a: Side length  L: Electrode pad length:</p> <p>6.1 General glass chip :  6.1.1 Chip on panel surface and crack between panels:</p>  <table border="1" data-bbox="427 891 1342 1048"> <thead> <tr> <th>z: Chip thickness</th> <th>y: Chip width</th> <th>x: Chip length</th> </tr> </thead> <tbody> <tr> <td><math>Z \leq 1/2t</math></td> <td>Not over viewing area</td> <td><math>x \leq 1/8a</math></td> </tr> <tr> <td><math>1/2t &lt; z \leq 2t</math></td> <td>Not exceed 1/3k</td> <td><math>x \leq 1/8a</math></td> </tr> </tbody> </table> <p>⊙ If there are 2 or more chips, x is total length of each chip.</p> <p>6.1.2 Corner crack:</p>  <table border="1" data-bbox="427 1429 1342 1585"> <thead> <tr> <th>z: Chip thickness</th> <th>y: Chip width</th> <th>x: Chip length</th> </tr> </thead> <tbody> <tr> <td><math>Z \leq 1/2t</math></td> <td>Not over viewing area</td> <td><math>x \leq 1/8a</math></td> </tr> <tr> <td><math>1/2t &lt; z \leq 2t</math></td> <td>Not exceed 1/3k</td> <td><math>x \leq 1/8a</math></td> </tr> </tbody> </table>	z: Chip thickness	y: Chip width	x: Chip length	$Z \leq 1/2t$	Not over viewing area	$x \leq 1/8a$	$1/2t < z \leq 2t$	Not exceed 1/3k	$x \leq 1/8a$	z: Chip thickness	y: Chip width	x: Chip length	$Z \leq 1/2t$	Not over viewing area	$x \leq 1/8a$	$1/2t < z \leq 2t$	Not exceed 1/3k	$x \leq 1/8a$	
z: Chip thickness	y: Chip width	x: Chip length																			
$Z \leq 1/2t$	Not over viewing area	$x \leq 1/8a$																			
$1/2t < z \leq 2t$	Not exceed 1/3k	$x \leq 1/8a$																			
z: Chip thickness	y: Chip width	x: Chip length																			
$Z \leq 1/2t$	Not over viewing area	$x \leq 1/8a$																			
$1/2t < z \leq 2t$	Not exceed 1/3k	$x \leq 1/8a$																			






NO	Item	Criterion	AQL							
06	Glass crack	Symbols : x: Chip length      y: Chip width      z: Chip thickness k: Seal width      t: Glass thickness      a: Side length L: Electrode pad length 6.2 Protrusion over terminal : 6.2.1 Chip on electrode pad :	2.5							
				<table border="1"> <tr> <td>y: Chip width</td> <td>x: Chip length</td> <td>z: Chip thickness</td> </tr> <tr> <td><math>y \leq 0.5\text{mm}</math></td> <td><math>x \leq 1/8a</math></td> <td><math>0 &lt; z \leq t</math></td> </tr> </table>	y: Chip width	x: Chip length	z: Chip thickness	$y \leq 0.5\text{mm}$	$x \leq 1/8a$	$0 < z \leq t$
		y: Chip width		x: Chip length	z: Chip thickness					
		$y \leq 0.5\text{mm}$		$x \leq 1/8a$	$0 < z \leq t$					
6.2.2 Non-conductive portion:		<table border="1"> <tr> <td>y: Chip width</td> <td>x: Chip length</td> <td>z: Chip thickness</td> </tr> <tr> <td><math>y \leq L</math></td> <td><math>x \leq 1/8a</math></td> <td><math>0 &lt; z \leq t</math></td> </tr> </table>	y: Chip width	x: Chip length	z: Chip thickness	$y \leq L$	$x \leq 1/8a$	$0 < z \leq t$		
y: Chip width	x: Chip length	z: Chip thickness								
$y \leq L$	$x \leq 1/8a$	$0 < z \leq t$								
<ul style="list-style-type: none"> <li>⊙ If the chipped area touches the ITO terminal, over 2/3 of the ITO must remain and be inspected according to electrode terminal specifications.</li> <li>⊙ If the product will be heat sealed by the customer, the alignment mark not be damaged.</li> </ul>	6.2.3 Substrate protuberance and internal crack.									
 <table border="1" data-bbox="774 1556 1276 1646"> <tr> <td>y: width</td> <td>x: length</td> </tr> <tr> <td><math>y \leq 1/3L</math></td> <td><math>x \leq a</math></td> </tr> </table>	y: width	x: length	$y \leq 1/3L$	$x \leq a$						
y: width	x: length									
$y \leq 1/3L$	$x \leq a$									

NO	Item	Criterion	AQL
07	Cracked glass	With extensive crack is not acceptable.	2.5
08	Backlight elements	8.1 Illumination source flickers when lit. 8.2 Spots or scratched that appear when lit must be judged. Using Spot, lines and contamination standards. 8.3 Backlight doesn't light or color wrong.	0.65 2.5 0.65
09	Bezel	9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination. 9.2 Bezel must comply with job specifications.	2.5 0.65
10	PCB · COB	10.1 COB seal may not have pinholes larger than 0.2mm or contamination. 10.2 COB seal surface may not have pinholes through to the IC. 10.3 The height of the COB should not exceed the height indicated in the assembly diagram. 10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places. 10.5 No oxidation or contamination PCB terminals. 10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts. 10.7 The jumper on the PCB should conform to the product characteristic chart. 10.8 If solder gets on bezel tab pads, LED pad, zebra pad or screw hold pad, make sure it is smoothed down.	2.5 2.5 0.65 2.5 2.5 0.65 0.65 2.5
11	Soldering	11.1 No un-melted solder paste may be present on the PCB. 11.2 No cold solder joints, missing solder connections, oxidation or icicle. 11.3 No residue or solder balls on PCB. 11.4 No short circuits in components on PCB.	2.5 2.5 2.5 0.65


NO	Item	Criterion	AQL
12	General appearance	12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP.	2.5
		12.2 No cracks on interface pin (OLB) of TCP.	0.65
		12.3 No contamination, solder residue or solder balls on product.	2.5 2.5
		12.4 The IC on the TCP may not be damaged, circuits.	2.5
		12.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it cause the interface pin to sever.	2.5
		12.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color.	2.5 0.65
		12.7 Sealant on top of the ITO circuit has not hardened.	0.65
		12.8 Pin type must match type in specification sheet.	0.65
		12.9 Pin loose or missing pins.	
		12.10 Product packaging must the same as specified on packaging specification sheet.	0.65
		12.11 Product dimension and structure must conform to product specification sheet.	



Standard :

Defect item	Sorting	Defect judgment
No Display	Major	
Dark crisscross line	Major	
Short	Major	
Miss line	Major	
Wrong Display	Major	



Display Uneven	Major	
Dark dot and light line	Major	