


#### **Features and Benefits**

- Symmetrical switch points
- Resistant to physical stress
- Superior temperature stability
- Output short-circuit protection
- Operation from unregulated supply
- Reverse battery protection
- Solid-state reliability
- Small size

#### Packages:



Not to scale


#### **Description**

The A3280, A3281, and A3283 Hall-effect latches are extremely temperature-stable and stress-resistant sensor ICs especially suited for operation over extended temperature ranges to +150°C. Superior high-temperature performance is made possible through dynamic offset cancellation, which reduces the residual offset voltage normally caused by device overmolding, temperature dependencies, and thermal stress. The three devices are identical except for magnetic switch points.

Each device includes on a single silicon chip a voltage regulator, Hall-voltage generator, small-signal amplifier, chopper stabilization, Schmitt trigger, and a short-circuit protected open-collector output to sink up to 25 mA. A south pole of sufficient strength will turn the output on. A north pole is necessary to turn the output off. An on-board regulator permits operation with supply voltages of 4.2 to 24 volts.

Three package styles provide a magnetically optimized package for most applications. Package type LH is a modified SOT23W surface-mount package, LT is a miniature SOT89/TO-243AA transistor package for surface-mount applications; while UA is a three-lead ultra-mini-SIP for through-hole mounting. Each package type is lead (Pb) free (suffix, -T), with 100% matte tin leadframe plating.

### **Functional Block Diagram**



# A3280, A3281 and A3283

### Chopper-Stabilized, Precision Hall-Effect Latches

#### **Selection Guide**

Part Number	Packing <sup>1</sup>	Mounting	Ambient, T <sub>A</sub> (°C)	B <sub>RP(MIN)</sub> (T <sub>A</sub> = 25°C) (G)	$B_{OP(MAX)}$ $(T_A = 25^{\circ}C)$ $(G)$
A3280ELHLT-T <sup>2</sup>	7-in. reel, 3000 pieces/reel	SOT23W Surface Mount	-40 to 85		
A3280EUA-T2	Bulk, 500 pieces/bag	3-pin SIP through hole	<del>-4</del> 0 to 65		
A3280LLHLT-T2	7-in. reel, 3000 pieces/reel	SOT23W Surface Mount		<del>-4</del> 0	40
A3280LLTTR-T2	7-in. reel, 1000 pieces/reel	SOT89 Surface Mount	-40 to 150		
A3280LUA-T2	Bulk, 500 pieces/bag	3-pin SIP through hole			
A3281ELHLT-T2	7-in. reel, 3000 pieces/reel	SOT23W Surface Mount	40 to 05	-90	
A3281EUA-T3	Bulk, 500 pieces/bag	3-pin SIP through hole	-40 to 85		
A3281LLHLT-T2	7-in. reel, 3000 pieces/reel	SOT23W Surface Mount			90
A3281LLTIR-T2	7-in. reel, 1000 pieces/reel	SOT89 Surface Mount	-40 to 150		
A3281LUA-T2	Bulk, 500 pieces/bag	3-pin SIP through hole			
A3283ELHLT-T3	7-in. reel, 3000 pieces/reel	SOT23W Surface Mount			
A3283ELTTR-T	7-in. reel, 1000 pieces/reel	SOT89 Surface Mount	-40 to 85		
A3283EUA-T	Bulk, 500 pieces/bag	3-pin SIP through hole		190	180
A3283LLHLT-T	7-in. reel, 3000 pieces/reel	SOT23W Surface Mount		-180	160
A3283LLTTR-T	7-in. reel, 1000 pieces/reel	SOT89 Surface Mount	-40 to 150		
A3283LUA-T	Bulk, 500 pieces/bag	3-pin SIP through hole			




<sup>1</sup>Contact Allegro for additional packing options.

<sup>2</sup>Variant is in production but has been determined to be NOT FOR NEW DESIGN. This classification indicates that sale of the variant is currently restricted to existing customer applications. The variant should not be purchased for new design applications because obsolescence in the near future is probable. Samples are no longer available. Status change: May 4, 2009. <sup>3</sup>Variant is in production but has been determined to be LAST TIME BUY. This classification indicates that the variant is obsolete and notice has been given. Sale of the variant is currently restricted to existing customer applications. The variant should not be purchased for new design applications because of obsolescence in the near future. Samples are no longer available. Status date change May 4, 2009. Deadline for receipt of LAST TIME BUY orders is November 4, 2009.


#### **Absolute Maximum Ratings**

Characteristic	Symbol	Notes	Rating	Units
Supply Voltage	V <sub>CC</sub>		26.5	V
Reverse Battery Voltage	V <sub>RCC</sub>		-30	V
Magnetic Flux Density	В		Unlimited	G
Output Off Voltage	V <sub>OUT</sub>		26	V
Continuous Output Current	I <sub>OUT</sub>	Internal current limiting is intended to protect the device from output short circuits.	25	mA
Reverse Output Currrent	I <sub>ROUT</sub>		-50	mA
Operating Ambient Temperature	т	Range E	-40 to 85	°C
Operating Ambient Temperature	T <sub>A</sub>	Range L	-40 to 150	°C
Maximum Junction Temperature	T <sub>J</sub> (max)		165	°C
Storage Temperature	T <sub>stg</sub>		-65 to 170	°C






**Suffix '–LT' & '–UA' Pinning** (SOT89/TO-243AA & ultra-mini SIP)



Suffix '-LH' Pinning (SOT23W)



**ELECTRICAL CHARACTERISTICS** over operating temperature range.

				Limits					
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units			
Supply Voltage Range	V <sub>CC</sub>	Operating, T <sub>J</sub> < 170°C¹	4.2	_	24	V			
Output Leakage Current	I <sub>OFF</sub>	V <sub>OUT</sub> = 24 V, B < B <sub>RP</sub>	_	-	10	μΑ			
Output Saturation Voltage	V <sub>OUT(SAT)</sub>	I <sub>OUT</sub> = 20 mA, B > B <sub>OP</sub>	_	185	500	mV			
Output Current Limit	I <sub>OM</sub>	B > B <sub>OP</sub>	30	_	60	mA			
Power-On Time	t <sub>po</sub>	V <sub>CC</sub> > 4.2 V	_	_	50	μs			
Chopping Frequency	f <sub>C</sub>		_	340	_	kHz			
Output Rise Time	t <sub>r</sub>	$R_L = 820 \Omega, C_L = 20 pF$	_	0.2	2.0	μs			
Output Fall Time	t <sub>f</sub>	$R_L = 820 \Omega, C_L = 20 pF$	_	0.1	2.0	μs			
Supply Current	I <sub>cc</sub>	B < B <sub>RP</sub> , V <sub>CC</sub> = 12 V	_	3.0	8.0	mA			
		B > B <sub>OP</sub> , V <sub>CC</sub> = 12 V	_	4.0	8.0	mA			
Reverse Battery Current	Icc	V <sub>RCC</sub> = -30 V	_	_	-5.0	mA			
Zener Voltage	$V_Z + V_D$	I <sub>CC</sub> = 15 mA, T <sub>A</sub> = 25°C	28	32	37	V			
Zener Impedance	$z_z + z_D$	I <sub>CC</sub> = 15 mA, T <sub>A</sub> = 25°C	_	50	_	Ω			

NOTES:

- 1. Maximum voltage must be adjusted for power dissipation and junction temperature.
- 2.  $B_{OP}$  = operate point (output turns on);  $B_{RP}$  = release point (output turns off).
- 3. Typical Data is at  $T_A = +25$ °C and  $V_{CC} = 12$  V and is for design information only.

#### MAGNETIC CHARACTERISTICS over operating voltage range


		Part Numbers <sup>1</sup>									
		A3280		A3281		A3283					
Characteristic	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Operate Point, B <sub>OP</sub>	at $T_A = +25^{\circ}C$ and $T_A = max$ .	5.0	22	40	15	50	90	100	150	180	G
	at T <sub>A</sub> = -40°C	5.0	_	40	15	_	90	100	_	200	G
Release Point, B <sub>RP</sub>	at $T_A = +25^{\circ}C$ and $T_A = max$ .	-40	-23	-5.0	-90	-50	-15	-180	-150	-100	G
	at T <sub>A</sub> = -40°C	-40	_	-5.0	-90	_	-15	-200	_	-100	G
Hysteresis, B <sub>hys</sub>	at $T_A = +25$ °C and $T_A = max$ .	10	45	80	30	100	180	_	300	360	G
$(B_{OP} - B_{RP})$	at T <sub>A</sub> = -40°C	_	_	80	_	_	180	_	_	360	G


NOTES:

- 1. Complete part number includes a suffix to identify operating temperature range (E or L) and package type (LH, LT, or UA).
- 2. As used here, negative flux densities are defined as less than zero (algebraic convention) and -50 G is less than +10 G.
- 3. Typical Data is at  $TA = +25^{\circ}C$  and VCC = 12 V and is for design information only.
- 4. 1 gauss (G) is exactly equal to 0.1 millitesla (mT).




## TYPICAL OPERATING CHARACTERISTICS as a function of temperature







#### A3283 SWITCH POINTS







# TYPICAL OPERATING CHARACTERISTICS as a function of temperature (cont'd)






# TYPICAL OPERATING CHARACTERISTICS as a function of supply voltage






# TYPICAL OPERATING CHARACTERISTICS as a function of supply voltage (cont'd)

#### **OUTPUT SATURATION VOLTAGE**



#### **SUPPLY CURRENT**



#### **FUNCTIONAL DESCRIPTION**


Chopper-Stabilized Technique. The Hall element can be considered as a resistor array similar to a Wheatstone bridge. A large portion of the offset is a result of the mismatching of these resistors. These devices use a proprietary dynamic offset cancellation technique, with an internal high-frequency clock to reduce the residual offset voltage of the Hall element that is normally caused by device overmolding, temperature dependencies, and thermal stress. The chopper-stabilizing technique cancels the mismatching of the resistor circuit by changing the direction of the current flowing through the Hall plate using CMOS switches and Hall voltage measurement taps, while maintaing the Hallvoltage signal that is induced by the external magnetic flux. The signal is then captured by a sample-and-hold circuit and further processed using low-offset bipolar circuitry. This technique produces devices that have an extremely stable quiescent Hall output voltage, are immune to thermal stress, and have precise recoverability after temperature cycling. This technique will also slightly degrade the device output repeatability. A relatively high sampling frequency is used in order that faster signals can be processed.


More detailed descriptions of the circuit operation can be found in: Technical Paper STP 97-10, *Monolithic Magnetic Hall Sensing Using Dynamic Quadrature Offset Cancellation* and Technical Paper STP 99-1, *Chopper-Stabilized Amplifiers With A Track-and-Hold Signal Demodulator*.

**Operation.** The output of these devices switches low (turns on) when a magnetic field perpendicular to the Hall element exceeds the operate point threshold ( $B_{OP}$ ). After turn-on, the output is capable of sinking 25 mA and the output voltage is  $V_{OUT(SAT)}$ . Note that the device latches; that is, a south pole of sufficient strength towards the branded surface of the device will turn the device on; removal of the south pole will leave the device on. When the magnetic field is reduced below the release point ( $B_{RP}$ ), the device output goes high (turns off). The difference in the magnetic operate and release points is the hysteresis ( $B_{hys}$ ) of the device. This built-in hysteresis allows clean switching of the output even in the presence of external mechanical vibration and electrical noise.

Powering up in the absence of a magnetic field (less than  $B_{OP}$  and higher than  $B_{RP}$ ) will allow an indeterminate output state. The correct state is warranted after the first excursion beyond  $B_{OP}$  or  $B_{RP}$ .

It is strongly recommended that an external bypass capacitor







#### APPLICATIONS INFORMATION

be connected (in close proximity to the Hall element) between the vices, Application Note 27703.1 supply and ground of the device to reduce both external noise and More detailed descriptions of the chopper-stabilized circuit operanoise generated by the chopper-stabilization technique.

a ring magnet. Other methods of operation, such as linear magnets, are possible.

Extensive applications information for Hall-effect devices is available in:


- Hall-Effect IC Applications Guide, Application Note 27701;
- Guidelines for Designing Subassemblies Using Hall-Effect De-

tion can be found in:

- The simplest form of magnet that will operate these devices is Monolithic Magnetic Hall Sensing Using Dynamic Quadrature Offset Cancelation, Technical Paper STP 97-10; and
  - Chopper-Stabilized Amplifiers With A Track-and-Hold Signal Demodulator, Technical Paper STP 99-1.


All are provided at

www.allegromicro.com





### Package LH, 3-Pin (SOT-23W)



0.05 +0.10 -0.05

For Reference Only; not for tooling use (reference dwg. 802840) Dimensions in millimeters

Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown

Active Area Depth, 0.28 mm REF

Reference land pattern layout

All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances

Branding scale and appearance at supplier discretion

0.95 BSC

hall element, not to scale




2.40


Standard Branding Reference View


T = Temperature code

N = Last two digits of device part number

### Package LT, 3-Pin SOT89







Basic pads for low-stress, not self-aligning Additional pad for low-stress, self-aligning Additional area for IPC reference layout

For Reference Only; not for tooling use (reference JEDEC. TO-243AA) Dimensions in millimeters


Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown

Active Area Depth, 0.78 mm REF

Reference land pattern layout (reference IPC7351 SOT89N);
All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances

A Branding scale and appearance at supplier discretion

hall element, not to scale




Standard Branding Reference View

 $\mathcal{A}$  = Supplier emblem N = Last two digits of device part number

T = Temperature code

### Package UA, 3-Pin SIP



Copyright ©2002-2009, Allegro MicroSystems, Inc.

The products described herein are manufactured under one or more of the following U.S. patents: 5,045,920; 5,264,783; 5,442,283; 5,389,889; 5,581,179; 5,517,112; 5,619,137; 5,621,319; 5,650,719; 5,686,894; 5,694,038; 5,729,130; 5,917,320; and other patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

www.allegromicro.com

