Power MOSFET

40 V, 4.5 m Ω , 78 A, Single N-Channel

Features

- Small Footprint (5x6 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- LFPAK4 Package, Industry Standard
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	40	V
Gate-to-Source Voltage	9		V_{GS}	±20	V
Continuous Drain	Steady State	T _C = 25°C	I _D	78	Α
Current R _{θJC} (Notes 1, 3)	State	T _C = 100°C		55	
Power Dissipation		T _C = 25°C	P_{D}	50	W
R _{θJC} (Note 1)		T _C = 100°C		25	
Continuous Drain	Steady State	T _A = 25°C	I _D	21	Α
Current R _{θJA} (Notes 1, 2, 3)	State	T _A = 100°C		15	
Power Dissipation		T _A = 25°C	P_{D}	3.6	W
R _{θJA} (Notes 1, 2)		T _A = 100°C		1.8	
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I _{DM}	520	Α
Operating Junction and Storage Temperature Range			T _J , T _{stg}	-55 to +175	ç
Source Current (Body Diode)			Is	56	Α
Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 5 A)			E _{AS}	107	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	ç	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	3.0	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	40	


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- 3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX	
40 V	4.5 mΩ @ 10 V	78 A	
40 V	$7.2~\mathrm{m}\Omega$ @ $4.5~\mathrm{V}$	7074	





LFPAK4 CASE 760AB



4D6N04CL = Specific Device Code A = Assembly Location

WL = Wafer Lot
Y = Year
W = Work Week

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•		•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = 250 μA		40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /				21		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25 °C			10	μΑ
		V _{DS} = 40 V	T _J = 125°C			250	1
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS}	_S = 20 V			100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = 40 \mu A$		1.2		2.0	V
Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-5.5		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 4.5 V	I _D = 35 A		5.8	7.2	mΩ
		V _{GS} = 10 V	I _D = 35 A		3.7	4.5	1
Forward Transconductance	9 _{FS}	V _{DS} =15 V, I _D	= 35 A		72		S
CHARGES, CAPACITANCES & GATE RE	SISTANCE					•	•
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MH	z, V _{DS} = 25 V		1300		pF
Output Capacitance	Coss				530		1
Reverse Transfer Capacitance	C _{RSS}				22		1
Total Gate Charge	$Q_{G(TOT)}$	V _{GS} = 10 V, V _{DS} = 20 V; I _D = 35 A			23		nC
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 20 \text{ V}; I_D = 35 \text{ A}$			11		nC
Threshold Gate Charge	Q _{G(TH)}				2.5		1
Gate-to-Source Charge	Q _{GS}				4.7		
Gate-to-Drain Charge	Q_GD				3.0		
Plateau Voltage	V_{GP}				3.3		V
SWITCHING CHARACTERISTICS (Note 5	5)				•	•	•
Turn-On Delay Time	t _{d(ON)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 20 \text{ V},$			9.2		ns
Rise Time	t _r	$I_D = 35 A, R_C$	$_{i}$ = 1 Ω		3.4		
Turn-Off Delay Time	t _{d(OFF)}				17		
Fall Time	t _f				4.4		1
DRAIN-SOURCE DIODE CHARACTERIS	STICS				•	•	•
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V$,	T _J = 25°C		0.86	1.2	V
		I _S = 35 A	T _J = 125°C		0.75		1
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, dls/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 35 \text{ A}$			29		ns
Charge Time	t _a				14		1
Discharge Time	t _b				14		1
Reverse Recovery Charge	Q _{RR}	1			12		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS

10

100




V_{GS}, GATE-TO-SOURCE VOLTAGE (V) 9 8 7 6 5 Q_{GD} 4 3 $V_{DS} = 20 V$ 2 $T_J = 25^{\circ}C$ $I_D = 35 A$ 0 0 5 10 15 20 25 QG, TOTAL GATE CHARGE (nC)

Q_T =

Figure 7. Capacitance Variation

Figure 8. Gate-to-Source vs. Total Charge







Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current






Figure 11. Safe Operating Area

Figure 12. I_{PEAK} vs. Time in Avalanche

TYPICAL CHARACTERISTICS




Figure 13. Thermal Characteristics


DEVICE ORDERING INFORMATION


Device	Marking	Package	Shipping [†]
NVMYS4D6N04CLTWG	4D6N04CL	LFPAK4 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


PACKAGE DIMENSIONS

LFPAK4 5x6 CASE 760AB ISSUE O














RECOMMENDED MOUNTING FOOTPRINT

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMÉNSION: MILLIMETERS.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.150mm PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 5. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

UNIT IN MILLIMETER					
DIM	MIN	NOM	MAX		
Α	1.10	1.20	1.30		
A1	0.00	0.08	0.15		
A2	1.10	1.15	1.20		
А3		0.25			
A4	0.45	0.50	0.55		
Ф	0.40	0.45	0.50		
b2	3.80	4.10	4.40		
b3	2.00	2.10	2.20		
b4	0.70	0.80	0.90		
ပ	0.19	0.22	0.25		
c2	0.19	0.22	0.25		
О	4.05	4.15	4.25		
D1	-	•	4.20		
D2	3.0	3.10	3.20		
D3	0.30	0.40	0.50		
Е	4.80	4.90	5.00		
E1	3.10	3.20	3.30		
E2	5.00	5.15	5.30		
е	1.27 BSC				
Н	6.00	6.15	6.30		
L	0.40	0.65	0.85		
L1	0.80	0.90	1.00		
L2	0.80	1.05	1.30		
q	0°	4°	8°		

ON Semiconductor and ill are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns me rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any product herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semicondu

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative