

Click [here](#) for production status of specific part numbers.

## DS28C40

## DeepCover Automotive I<sup>2</sup>C Authenticator

### General Description

The DS28C40 is a secure authenticator that provides a core set of cryptographic tools derived from integrated asymmetric (ECC-P256) and symmetric (SHA-256) security functions. In addition to the security services provided by the hardware implemented crypto engines, the device integrates a FIPS/NIST true random number generator (TRNG), 6kb of one-time programmable (OTP) memory for user data, keys and certificates, one configurable GPIO, and a unique 64-bit ROM identification number (ROM ID).

The ECC public/private key capabilities operate from the NIST defined P-256 curve and include FIPS 186-4 compliant ECDSA signature generation and verification to support a bidirectional asymmetric key authentication model. The SHA-256 secret-key capabilities are compliant with FIPS 180 and are flexibly used either in conjunction with ECDSA operations or independently for multiple HMAC functions.

The GPIO pin can be operated under command control and include configurability supporting authenticated and nonauthenticated operation including an ECDSA-based crypto-robust mode to support secure boot of a host processor.

DeepCover® embedded security solutions cloak sensitive data under multiple layers of advanced security to provide the most secure key storage possible. To protect against device-level security attacks, invasive and noninvasive countermeasures are implemented including active die shield, encrypted storage of keys, and algorithmic methods.

### Applications

- Automotive Secure Authentication
- Identification and Calibration Automotive Parts/Tools/Accessories
- IoT Node Crypto-Protection
- Secure Authentication of Accessories and Peripherals
- Secure Storage of Cryptographic Keys for a Host Controller
- Secure Boot or Download of Firmware and/or System Parameters


### Benefits and Features

- ECC-P256 Compute Engine
  - FIPS 186 ECDSA P256 Signature Generation and Verification
  - ECDH Key Exchange for Session Key Establishment
  - ECDSA Authenticated R/W of Configurable Memory
- SHA-256 Compute Engine
  - FIPS 198 HMAC for Bidirectional Authentication
- SHA-256 One-Time Pad Encrypted R/W of Configurable Memory Using an ECDH Established Key
- One GPIO Pin with Optional Authentication Control
  - Open-Drain, 4mA/0.4V
  - Optional SHA-256 or ECDSA Authenticated On/Off and State Read
  - Optional ECDSA Certificate Verification to Set On/Off after Multiblock Hash for Secure Boot
- TRNG with NIST SP 800-90B Compliant Entropy Source with Function to Read Out
- Optional Chip Generated Private/Public (Pr/Pu) Key Pairs for ECC Operations
- 6Kb of One-Time Programmable (OTP) for User Data, Keys, and Certificates
- Unique and Unalterable Factory Programmed 64-Bit Identification Number (ROM ID)
  - Optional Input Data Component to Crypto and Key Operations
- I<sup>2</sup>C Communication Up to 1MHz
- 3.3V ±10%, -40°C to +125°C Operating Range
- 10-Pin, 3mm x 4mm TDFN Package
- AEC-Q100 Grade 1

**Ordering Information appears at end of data sheet.**

DeepCover is a registered trademark of Maxim Integrated Products, Inc.

Simplified Block Diagram



---

**TABLE OF CONTENTS**


---

General Description . . . . .	1
Applications . . . . .	1
Benefits and Features . . . . .	1
Simplified Block Diagram . . . . .	2
Absolute Maximum Ratings . . . . .	5
Package Information . . . . .	5
10 TDFN . . . . .	5
Electrical Characteristics . . . . .	5
Typical Operating Characteristics . . . . .	8
Pin Configuration . . . . .	8
10 TDFN . . . . .	8
Pin Description . . . . .	8
Detailed Description . . . . .	10
I <sup>2</sup> C . . . . .	10
General Characteristics . . . . .	10
Slave Address . . . . .	10
I <sup>2</sup> C Definitions . . . . .	11
Bus Idle or Not Busy . . . . .	11
START Condition . . . . .	11
STOP Condition . . . . .	11
Repeated START Condition . . . . .	11
Data Valid . . . . .	11
Typical Application Circuit . . . . .	13
Ordering Information . . . . .	13
Revision History . . . . .	14

---

**LIST OF FIGURES**

---

Figure 1. I <sup>2</sup> C Protocol Overview . . . . .	10
Figure 2. I <sup>2</sup> C Slave Address . . . . .	11
Figure 3. I <sup>2</sup> C Timing Diagram . . . . .	12

## Absolute Maximum Ratings

Voltage Range on Any Pin Relative to GND .....	-0.5V to 4.0V	Lead Temperature (soldering, 10s).....	+300°C
Maximum Current into Any Pin.....	-20mA to 20mA	Soldering Temperature (reflow) .....	+260°C
Operating Temperature Range .....	-40°C to +125°C		
Junction Temperature .....	+150°C		
Storage Temperature Range.....	-40°C to +150°C		

## Package Information

### 10 TDFN

Package Code	T1034+2
Outline Number	<a href="#">21-0268</a>
Land Pattern Number	<a href="#">90-0247</a>
<b>Thermal Resistance, Four Layer Board:</b>	
Junction-to-Ambient ( $\theta_{JA}$ )	60°C/W
Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )	30°C/W

For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial).

## Electrical Characteristics

(Limits are 100% tested at  $T_A = +25^\circ\text{C}$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum and maximum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	$V_{CC}$	( <a href="#">Note 1</a> )	2.97	3.3	3.63	V
Supply Current	$I_{CC}$	Standby		0.5	2	mA
		Communicating ( <a href="#">Note 12</a> )			16.5	
<b>I<sup>2</sup>C SCL AND SDA PINS (<a href="#">Note 2</a>)</b>						
Low-Level Input Voltage	$V_{IL}$		-0.3		$0.3 \times V_{CC}$	V
High-Level Input Voltage	$V_{IH}$		$0.7 \times V_{CC}$		$V_{CC} + 0.3$	V
Hysteresis of Schmitt Trigger Inputs	$V_{HYS}$	( <a href="#">Note 3</a> )		$0.05 \times V_{CC}$		V
Low-Level Output Voltage at 4mA Sink Current	$V_{OL}$	( <a href="#">Note 4</a> )			0.4	V

**Electrical Characteristics (continued)**

(Limits are 100% tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum and maximum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Fall Time from V <sub>IH(MIN)</sub> to V <sub>IL(MAX)</sub> with a Bus Capacitance from 10pF to 400pF	t <sub>OF</sub>	( <a href="#">Note 3</a> )		30		ns
Pulse Width of Spikes that are Suppressed by the Input Filter	t <sub>SP</sub>	( <a href="#">Note 3</a> )			50	ns
Input Current with an Input Voltage Between 0.1V <sub>CCmax</sub> and 0.9V <sub>CCmax</sub>	I <sub>I</sub>	( <a href="#">Note 3</a> , <a href="#">Note 5</a> )	-1		+1	μA
Input Capacitance	C <sub>I</sub>	( <a href="#">Note 3</a> )		10		pF
SCL Clock Frequency	f <sub>SCL</sub>	( <a href="#">Note 1</a> )			1	MHz
Hold Time (Repeated) START Condition	t <sub>HD:STA</sub>		0.45			μs
Low Period of the SCL Clock	t <sub>LOW</sub>	( <a href="#">Note 6</a> )	0.65			μs
High Period of the SCL Clock	t <sub>HIGH</sub>	( <a href="#">Note 3</a> )	0.35			μs
Setup Time for a Repeated START Condition	t <sub>SU:STA</sub>	( <a href="#">Note 3</a> )	0.35			μs
Data Hold Time	t <sub>HD:DAT</sub>	( <a href="#">Note 3</a> , <a href="#">Note 6</a> , <a href="#">Note 7</a> )			0.35	μs
Data Setup Time	t <sub>SU:DAT</sub>	( <a href="#">Note 3</a> , <a href="#">Note 6</a> , <a href="#">Note 8</a> )	100			ns
Setup Time for STOP Condition	t <sub>SU:STO</sub>	( <a href="#">Note 3</a> )	0.35			μs
Bus Free Time Between a STOP and START Condition	t <sub>BUF</sub>	( <a href="#">Note 3</a> )	0.6			μs
Capacitive Load for Each Bus Line	C <sub>B</sub>	( <a href="#">Note 1</a> , <a href="#">Note 9</a> )			400	pF
Warm-Up Time	t <sub>OSCWUP</sub>	( <a href="#">Note 1</a> , <a href="#">Note 10</a> )			1	ms
<b>GPIO PIN</b>						
GPIO Output Low	PIOV <sub>OL</sub>	PIOI <sub>OL</sub> = 4mA ( <a href="#">Note 4</a> )			0.4	V
GPIO Input Low	PIOV <sub>IL</sub>		-0.3		0.3 x V <sub>CC</sub>	V
GPIO Master Sample	PIOV <sub>IH</sub>		0.70 x V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
GPIO Switching Hysteresis	PIOV <sub>HY</sub>			0.3		V
GPIO Leakage Current	PIOI <sub>L</sub>		-1		+1	μA

**Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A = +25^\circ\text{C}$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum and maximum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>CRYPTO FUNCTIONS</b>						
Computation Current	$I_{\text{CMP}}$	<a href="#">Note 12</a>		11	16.5	mA
Read Memory	$t_{\text{RM}}$				2	ms
Write Memory	$t_{\text{WM}}$				150	ms
Write State	$t_{\text{WS}}$				15	ms
Computation Time (HMAC)	$t_{\text{CMP}}$				4	ms
Generate ECC Key Pair	$t_{\text{GKP}}$				500	ms
Generate ECDSA Signature	$t_{\text{GES}}$				50	ms
Verify ECDSA Signature or Compute ECDH Time	$t_{\text{VES}}$				160	ms
TRNG Generation	$t_{\text{RNG}}$				50	ms
TRNG On-Demand Check	$t_{\text{ODC}}$				50	ms
<b>OTP</b>						
OTP Write Temperature	$T_{\text{OPTW}}$		0		50	$^\circ\text{C}$
Data Retention	$t_{\text{DR}}$	$T_A = +125^\circ\text{C}$ ( <a href="#">Note 11</a> )	10			Years

**Note 1:** System requirement.

**Note 2:** All I<sup>2</sup>C timing values are referred to  $V_{\text{IH(MIN)}}$  and  $V_{\text{IL(MAX)}}$  levels.

**Note 3:** Guaranteed by design and/or characterization only. Not production tested.

**Note 4:** The I-V characteristic is linear for voltages less than 1V.

**Note 5:** I/O pins of the DS28C40 do not obstruct the SDA and SCL lines if  $V_{\text{CC}}$  is switched off.

**Note 6:**  $t_{\text{LOW min}} = t_{\text{HD:DAT max}} + 200\text{ns}$  for rise or fall time +  $t_{\text{SU:DAT min}}$ . Values greater than these can be accommodated by extending  $t_{\text{LOW}}$  accordingly.

**Note 7:** The DS28C40 provides a hold time of at least 100ns for the SDA signal (referenced to the  $V_{\text{IH(MIN)}}$  of the SCL signal) to bridge the undefined region of the falling edge of SCL.

**Note 8:** The DS28C40 can be used in a standard-mode I<sup>2</sup>C-bus system, but the requirement  $t_{\text{SU:DAT}} \geq 250\text{ns}$  must then be met. Also, the acknowledge timing must meet this setup time (I<sup>2</sup>C bus specification Rev. 03, 19 June 2007).

**Note 9:**  $C_B$  = Total capacitance of one bus line in pF. The maximum bus capacitance allowable may vary from this value depending on the actual operating voltage and frequency of the application (I<sup>2</sup>C bus specification Rev. 03, 19 June 2007).


**Note 10:** I<sup>2</sup>C communication should not take place for the max  $t_{\text{OSCWUP}}$  time following a power-on reset.

**Note 11:** Data retention is tested in compliance with JESD47G.

**Note 12:** OTP programming current production tested at  $25^\circ\text{C}$ .


### Typical Operating Characteristics

(V<sub>CC</sub> = +3.63V.)



### Pin Configuration

#### 10 TDFN



### Pin Description

PIN	NAME	FUNCTION
1, 3, 4, 6, 9	DNC	Do Not Connect
2	GPIO	General-Purpose IO



**Pin Description (continued)**

<b>PIN</b>	<b>NAME</b>	<b>FUNCTION</b>
5	GND	Ground
7	SCL	I <sup>2</sup> C Clock (Connect to V <sub>CC</sub> with pullup resistor)
8	SDA	I <sup>2</sup> C Data (Connect to V <sub>CC</sub> with pullup resistor)
10	V <sub>CC</sub>	Supply Voltage
—	EP	Exposed Pad. Solder evenly to the board's ground plane for proper operation. Refer to <a href="#">Application Note 3273: Exposed Pads: A Brief Introduction</a> for additional information.

## Detailed Description

The DS28C40 secure authenticator for automotive applications provides a core set of cryptographic tools derived from integrated asymmetric (ECC-P256) and symmetric (SHA-256) security functions. In addition to the security services provided by the hardware implemented crypto engines, the device integrates a FIPS/NIST true random number generator (TRNG), 6Kb of secured OTP (3Kb User, 3Kb Keys/Secrets), one configurable GPIO pin, and a unique 64-bit ROM identification number (ROM ID).

## I<sup>2</sup>C

### General Characteristics

The I<sup>2</sup>C bus uses a data line (SDA) plus a clock signal (SCL) for communication. Both SDA and SCL are bidirectional lines, connected to a positive supply voltage through a pullup resistor. When there is no communication, both lines are high. The output stages of devices connected to the bus must have an open drain or open collector to perform the wired-AND function. Data on the I<sup>2</sup>C bus can be transferred at rates up to 100kbps in standard mode and up to 400kbps in fast mode. The DS28C40 works in both modes or up to a clock rate of 1MHz. A device that sends data on the bus is defined as a transmitter, and a device receiving data is defined as a receiver. The device that controls communication is called a master. Devices controlled by the master are slaves. To be individually accessed, each device must have a slave address that does not conflict with other devices on the bus. Data transfers can be initiated only when the bus is not busy. The master generates the serial clock (SCL), controls the bus access, generates the START and STOP conditions, and determines the number of data bytes transferred between START and STOP [Figure 1](#). Data is transferred in bytes with the most significant bit being transmitted first. After each byte follows an acknowledge bit to allow synchronization between master and slave.

### Slave Address

The slave address to which the DS28C40 responds is shown in [Figure 2](#). The slave address is part of the slave address/control byte. The last bit of the slave address/control byte (R/W) defines the data direction. When set to 0, subsequent data flows from master to slave (write access); when set to 1, data flows from slave to master (read access).




Figure 1. I<sup>2</sup>C Protocol Overview




Figure 2. I<sup>2</sup>C Slave Address

### I<sup>2</sup>C Definitions

The following terminology is commonly used to describe I<sup>2</sup>C data transfers. The timing references are defined in [Figure 3](#).

#### Bus Idle or Not Busy

Both SDA and SCL are inactive and in their logic-high states.

#### START Condition

To initiate communication with a slave, the master must generate a START condition. A START condition is defined as a change in state of SDA from high to low while SCL remains high.

#### STOP Condition

To end communication with a slave, the master must generate a STOP condition. A STOP condition is defined as a change in state of SDA from low to high while SCL remains high.

#### Repeated START Condition

Repeated STARTs are commonly used for read accesses after having specified a memory address to read from in a preceding write access. The master can use a repeated START condition at the end of a data transfer to immediately initiate a new data transfer following the current one. A repeated START condition is generated the same way as a normal START condition, but without leaving the bus idle after a STOP condition.

#### Data Valid

With the exception of the START and STOP condition, transitions of SDA can occur only during the low state of SCL. The data on SDA must remain valid and unchanged during the entire high pulse of SCL plus the required setup and hold time ( $t_{HD:DAT}$  after the falling edge of SCL and  $t_{SU:DAT}$  before the rising edge of SCL; see [Figure 3](#)). There is one clock pulse per bit of data. Data is shifted into the receiving device during the rising edge of the SCL pulse.

When finished with writing, the master must release the SDA line for a sufficient amount of setup time (minimum  $t_{SU:DAT}$ , +  $t_R$  in [Figure 3](#)) before the next rising edge of SCL to start reading. The slave shifts out each data bit on SDA at the falling edge of the previous SCL pulse and the data bit is valid at the rising edge of the current SCL pulse. The master generates all SCL clock pulses, including those needed to read from a slave.





Figure 3. I<sup>2</sup>C Timing Diagram

Typical Application Circuit



Ordering Information

PART NUMBER	TEMP RANGE	PIN-PACKAGE
DS28C40G/V+T	-40°C to +125°C	10 TDFN T1034+2 (2.5k pcs reel)
DS28C40G/V+U	-40°C to +125°C	10 TDFN T1034+2

+Denotes a lead(Pb)-free/RoHS-compliant package.

/V = Denotes an automotive qualified part.

T = Tape and reel.

U = Cut tape.

## Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	5/19	Initial release	—

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at <https://www.maximintegrated.com/en/storefront/storefront.html>.

*Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*