

General Description

The MAX5861 evaluation kit (EV kit) contains a MAX5861 high-density downstream cable SCQAM and OFDM modulator that integrates a digital up-converter (DUC) and a RF Digital to Analog Converter (RF-DAC). The MAX5861 DUC performs SCQAM and OFDM mapping, pulse shaping, and digital RF up-conversion with full agility and then drives a 14-bit 5Gsp/s RF-DAC. The device digitally synthesizes RF signals with up to 160 DOCSIS®-compliant 6MHz QAM channels (or up to 120 8MHz QAM channels) on a single RF port at frequencies from 47MHz to 1218MHz. The MAX5861 device provides up to 6 channels of OFDM IFFT processing. Each of the OFDM channels provide up to 192MHz of bandwidth, for a combined potential 1152MHz of modulation bandwidth. The MAX5861 can support up to six blocks powered on at the same time, where a block is defined as an OFDM channel or a 32-channel SCQAM block. The MAX5861 EV kit provides a complete system solution for high-density SCQAM and OFDM modulation targeting the DOCSIS 3.1 solution with very low power dissipation.

The MAX5861 EV kit connects to the FMC connector on the Xilinx VC707 evaluation kit, allowing the VC707 to communicate with the MAX5861's three input ports and various control signals.

The EV kit includes Windows XP®, Windows Vista®, Windows® 7/8-compatible software that provides a simple graphical user interface (GUI) for configuration of all of the MAX5861 registers, control of SPI interface, control of the VC707 FPGA and temperature monitoring.

Benefits and Features

- Evaluates Up to 160 SCQAM Channels and/or 6 OFDM Channels
- Up to 6 Blocks Powered at Once, Where a Block is Defined as an OFDM Channel or a 32-Channel SCQAM Block
- Single 5.0V Input Voltage Supply
- Maximum 4.9152Gsp/s Update Rate
- Direct Interface with Xilinx® VC707 Data Source Board if Desired
- Windows XP-, Windows Vista-, and Windows 7/8-Compatible Software
- On-Board SPI Interface Control for the MAX5861
- On-Board SMBus Interface Control for the MAX6654 Temperature Sensor
- GUI Controls for VC707 Operation
- Pseudo Random Bit Sequence (PRBS) Test Pattern Files
- Proven 10-Layer PCB Design
- Fully Assembled and Tested

[Ordering Information](#) appears at end of data sheet.

DOCSIS is a registered trademark and registered service mark of Cable Television Laboratories, Inc.

Windows, Windows Vista, and Windows XP are registered trademarks and registered service marks of Microsoft Corporation.

Xilinx is a registered trademark of Xilinx, Inc.




Figure 1. MAX5861 EV Kit System with MAX5861 EV Kit and Xilinx VC707 Evaluation Board

MAX5861 EV Kit Files

FILE	DESCRIPTION
MAX5861EVKITSoftwareController.exe	Application program
ConfigurationLoadFiles	Directory with sample register configuration files to load into the MAX5861 for evaluation
FPGAConfigurationFiles	Directory with sample FPGA configurations files and memory patterns to load into the VC707
Screenshots	Directory with sample spectrum analyzer screenshots for reference of expected performance on set of configurations
WindowsDriverFiles	Directory with USB supporting files
MAX5861ConfigurationScripts	Perl scripts and supporting files to generate new configuration files to load into the MAX5861 – see Readme.txt for details
MAX5861RegMap.txt	Register definition file used by the MAX5861EVKITSoftwareController for register definition display
Miscellaneous DLLs to include ftd2xx.dll, DTD2XX_NET.dll, libMPSSE.dll and MaximStyle.dll	Supporting DLL files for software operation

Quick Start

Required Equipment

Before beginning, the following equipment is required:

- Windows XP, Windows Vista or Windows 7/8 PC with a spare HS USB port (3 USB ports if using VC707 with two of those being HS USB ports – if only 2 ports are available, the VC707 JTAG can be used first to program the BIT file into the FPGA and then it can be changed to the UART for communication)
- USB 2.0 cable for the MAX5861 EV kit, USB A male to USB Mini (supplied with kit)
- One 5.0V, minimum 3A DC power supply with banana jack cables to connect to 5V and GND to supply power to the MAX5861
- One signal generator with low-phase noise and low jitter for clock input signal to the RF-DAC at +19dBm (e.g., Rohde & Schwarz SMF100A) with SMA cable to connect to J1
- Bandpass filters for the RF-DAC clock input signal (Optional)
- One high-performance spectrum analyzer (e.g., Agilent PXA, Agilent PSA, Rohde & Schwarz FSU, or better) with SMA cable to connect to OUT
- One Xilinx Virtex 7 VC707 evaluation kit with separate USB micro and USB mini cables as well as a power cable to connect the VC707 to an outlet – for use as an external data source (Optional)

Procedure

The MAX5861 EV kit is fully assembled and tested. Follow the steps below to verify board operation. **Caution: Do not enable the outputs of the power supplies or signal sources until all connections are completed.**

Note: In the following section(s), software-related items are identified by bolding. Text in **bold** refers to items directly from the EV kit software. Text in **bold and under-line** refers to items from the Windows operating system.

- 1) Verify that the MAX5861 EV kit shunts are configured in their default state (the EV kit board indicates installation and position of jumper with a ● – see [Table 1](#) for definitions of each of the jumpers).
- 2) Connect the USB cable from the PC HS-USB to the MAX5861 EV kit board USB23.
 - i) Install the driver for the FTDI device if it is not automatically detected and installed by the PC.
 - ii) The EVKIT USB ports can take a few minutes to fully enumerate. If the ports have not enumerated yet, the error window shown in [Figure 5](#) will appear.
- 3) Set the DC power supply to 5.0V and disable the power-supply output.
- 4) Connect the 5.0V power-supply output to the MAX5861 EV kit 5V and GND banana jack

connectors.

- 5) Set the clock signal generator to the desired clock frequency (2457.6MHz) and power level at +19dBm and disable the output.
- 6) Connect the clock signal generator to the J1 SMA connector.
- 7) Connect the spectrum analyzer to the EV kit SMA connector labeled OUT.
- 8) <<If using optional VC707 board for SCQAM input data or OFDM data>>
 - i) Connect the VC707 evaluation board per the User's Manual without turning the switch on.
 - ii) Connect power supply.
 - iii) Connect a USB cable between the PC and JTAG connection.
 - iv) Connect a USB cable between the PC HS-USB and the UART connection.
- b) Ensure Xilinx's Impact Tools are installed on the PC and note the location of impact.exe file if programming the FPGA through the MAX5861 EV kit software GUI.
- c) Connect VC707 board to MAX5861 EV kit.
- 9) Install the EV kit software on your computer by running the setup.exe program. The recommended location for the installation software is C:\Maxim\Integrated\MAX5861EVKIT to avoid file permission issues. The application files are copied and icons are created in the Windows **Start | Programs** menu.
- 10) Enable the MAX5861 EV kit DC power supply.
- 11) Enable the clock generator output.
 - i) Approximate current draw on the 5V supply upon power-up should be 1.4A, depending on the CFG jumper settings.
- 12) <<If using optional VC707 board for SCQAM input data or OFDM data>>
 - i) Power on the VC707 board.
- 13) Start the MAX5861 EV kit software by opening the icon in the **Start | Programs** menu under **Maxim Integrated**. The EV kit software window will display a splash screen, as shown in [Figure 2](#), while the software is loading. When the software load is complete, the software GUI will display as shown in [Figure 3](#).
 - i) If the USB ports are not fully enumerated, you may receive a warning that it did not connect correctly. Cancel out of this startup and try again later. There are four ports on the USB interface of the MAX5861 EV kit – one for the SPI of the MAX5861 device, one for the I2C interface for the temperature sensor, one for bit toggling of the RST_N and MODE2 pins, and one spare. The ports can also be monitored in the device manager of the PC to determine when all four ports are ready for use (depending on the operating system, they might show up under the Universal Serial Bus Controllers as USB Serial Converter A, USB Serial Converter B, USB Serial Converter C and USB Serial Converter D).
 - ii) If the PC has USB 3.0 and it is not fully compliant (i.e. not backward compatible to USB 2.0) then the USB 3.0 mode may need to be disabled in the BIOS for proper communication.
- 14) Verify proper communication with the board in the **Log Window** of the GUI. The software reads the register 0x000 at software initialization and should read a 0x27 in the ID code, as shown in [Figure 3](#) below.
- 15) <<If using optional VC707 board for SCQAM input data or OFDM data>>
 - i) On the **VC707 Tab** of the GUI, click the checkbox for Xilinx Impact Tools Are Installed
 - ii) Click on the Load FPGA Bit File button, browse to the location of the Impact program (if needed – first-time programming only), and then browse to the location of the BIT file (download_lvds_XXXX.bit) under the FPGA-ConfigurationFiles directory.—
- 16) Click on the Test tab of the GUI and select a Pseudo Random Bit Sequence (PRBS) file to load by clicking on the button labeled “**1 Carrier, Annex B, 256-QAM, Centered @ 1GHz**”. This button will load the filename 001SB256_5861_PRBS_4915p2M_1000M.txt into the MAX5861. The SCQAM load files are in the **ABC_D_E_FM_GM.txt** format and the OFDM load files are in the **ABC_D_E_FM_GBW_Hk_JcKr_L.txt** format, where the format is defined as follows.

SYMBOL	SCQAM DEFINITION	OFDM DEFINITION
A	Number of SCQAM channel, 3 digits	Number of OFDM channel, 3 digits
B	S for SCQAM	O for OFDM
C	QAM mapping - A16, A32, A64, A160, A256, B64, B256, C64 or C256	QAM mapping to include 16, 32, 64, 128, 256, 512, 1024, 2048 and 4096 QPSK for PRBS mode or xxx for input interface data
D	Target of the configuration - 5861 for MAX5861 or VC707	Target of the configuration - 5861 for MAX5861 or VC707
E	Source of the data - PRBS for internal PRBS generator or input for input interface	Source of the data - PRBS for internal PRBS generator or input for input interface
F	DAC frequency in MHz	DAC output data center frequency in MHz
G	DAC output data center frequency in MHz	OFDM Channel BW to include 24, 48, 96 and 192MHz
H	NA	4 or 8 for 4k or 8k points IDFT
J	NA	NCP
K	NA	NRP
L	NA	NP or P for no pilot insertion or pilot insertion

1. Observe the output on the spectrum analyzer and adjust the signal generator and spectrum analyzer, if required.




Figure 2. MAX5861 EV Kit Software Controller Splash Screen




Figure 3. MAX5861 Evaluation System Controller Software GUI Window

Table 1. Jumper Configuration for MAX5861 EV Kit Operation

JUMPER	POSITION	EVKIT FUNCTION
JU2	1-2 Installed● 2-3 Installed	3.3V LDO drives AVDD33_IN External AVDD3ANALOG Supply drives AVDD33_IN
JU3	1-2 Installed● 2-3 Installed	1.8V LDO drives AVCLK_IN External ANALOG18 Supply drives AVCLK_IN
JU4	Installed● Not Installed	Connects SE signal to the DUT SE signal not connected to the DUT
JU5	1-2,4-5●,7-8●,10-11● 2-3●,5-6,8-9,11-12 13-14	CFG1, CFG2, CFG3, CFG4 connected to GND CFG1, CFG2, CFG3, CFG4 connected to VDD18
JU6	1-2 Installed 2-3 Installed●	Connect REF to DUT Connect DAC REF to GND
JU7	(1-2,4-5,7-8,10-11)● 2-3,5-6,8-9,11-12 13-14	SCLK, SDI, SDO, CSA pins connected to USB SCLK, SDI, SDO, CSA pins connected to FPGA Unused connection
JU8	1-2 Installed● 2-3 Installed Not Installed	Selects LVDS Termination Selects SSTL 1.5V Selects SSTL 1.2V
JU10	1-2 Installed● 2-3 Installed	1.8V LDO drives AVDD18_IN External ANALOG18 Supply drives AVDD18_IN
JU11	1-2 Installed 2-3 Installed●	RST_N_FPGA Drives RST_N Pushbutton RST drives RST_N
JU12	Installed● Not Installed	U11 LDO Drives REFIO External REFIOA drives REFIO
JU22	1-2 Installed 2-3 Installed●	MODE_2_FPGA Drives MODE2 Pushbutton MODE_2_LV drives MODE2
JU23	(1-2,4-5,7-8,10-11) ● 2-3,5-6,8-9,11-12 13-14	SA3, SA2, SA1, SA0 pins connected to GND SA3, SA2, SA1, SA0 pins connected to VDD18 Unused connection
JU24	Installed Not Installed●	Normal Operation 0.9V_VDDSense Monitoring
JU25	Installed Not Installed●	Normal Operation 0.9V_GND Sense Monitoring
JU26	1-2 Installed● 2-3 Installed	1.8V LDO drives 1.8V_OUT External DIGITAL_18 drives 1.8V_OUT

●Default position.

Detailed Description of Software

The MAX5861 EV kit Software Controller GUI is designed to control the MAX5861 EV kit and the VC707 board as shown in [Figure 4](#). The MAX5861 Software Controller includes USB controls that provide SPI and SMBus communication to the MAX5861 and the MAX6654 interfaces. The software also controls the VC707 through the Silicon Labs COM port on the VC707 board (UART connection on the board panel). The software gives the user the capability of accessing the MAX5861 device’s 1492 internal registers in each device, each 32 bits wide.

The MAX5861 EV kit software features six window tabs for operation of the MAX5861 Software Controller and are defined below:

- **Register**
 - Single Access Read And Write Operations
 - File Read/Write Loads And Downloads
 - Reload Of Last Configuration Loaded
 - Register Definition Display
 - Rstn And Mode2 Toggle Control
- **QAM Status**
 - Display Of SCQAM Channel Configuration Summary
 - Display Of The SCQAM Channel Center Frequency
- **OFDM Status**
 - Display Of OFDM Channel Configuration Summary
- **Device Status**
 - Temperature Readings And Control Of The MAX6654 Temperature Sensor IC
 - Display Of The FIFO Status, Parity Error Status And DLL Lock Status
 - Display Of The Saturation Status With The Ability To Clear The Status
- **DPD**
 - Manipulation Of The DPD Register Set Through Easy-To-Use Slide Bars Or Text Boxes
- **Test**
 - Ability To Save Off Current Device Settings
 - Quick And Easy Buttons For Device Configuration Or Generic DPD Settings For Static Linearity And $f_{dac}/2 - 2f_{out}$ Corrections
 - Display Of Sample Spectrum Analyzer Screen Capture Available for Comparison Of Expected Wideband Output




Figure 4. MAX5861 Evaluation System Block Diagram

- **VC707**
 - Status Of COM Port Connection and Ability to Connect
 - File Read/Write Loads and Downloads
 - Pattern File DDR3 Memory Loads for OFDM Data Transfer
 - Start Of OFDM Memory Pattern
 - Enable SDCLK Output from FPGA
 - Ability to Load A Bit File Into the FPGA
 - Requires Xilinx Lab Tools for Impact Executable to Load Bit File

MAX5861 EV Kit Software Controller

USB communication to the FTDI microcontroller's SPI is verified upon execution of the MAX5861 EV kit Software Controller. If the USB is not connected or communicating to the interface correctly, a pop-up window appears (Figure 5).

When the MAX5861 EV kit is not found, a debug setup window will appear as shown in Figure 6. If the **Number of MPSSE/FTDI Ports** is clicked without any devices, it would show "No devices found" in the window.




Figure 5. Error in Allocating USB Ports and Failed to Connect to MAX5861 EV Kit Windows




Figure 6. MAX5861 EV Kit Software Controller Setup Window

If desired, the **Demonstration Mode** button can be clicked to enter the SW GUI. Of course, there is not a board to connect to and therefore no configuration can take place. If demonstration Mode is used, the following window

is displayed, with the appropriate “**DEMONSTRATION MODE**” titles and “**Not Connected**” and “**Adapter: None**” messages shown in [Figure 7](#).




Figure 7. Demonstration Mode (Debug Mode Display)

When the MAX5861 EV kit is detected and the ports are connected, the screen shown in Figure 8 is displayed. The initialization of the SW will read the RevID from the ID register in the MAX5861 device at offset 0x000 to see if the communication is working between the SW and the MAX5861. The RevID should read '27'. If this is the case, then it assures that the communication is working between the SW and device. If the board is set up with

a board address set to something other than '0000', then this communication will not work. However, this does not mean that it would not work once the board address was set correctly using the **Select Device Board Address** pulldown. The SW will also attempt to enable the DPD branches to allow for correction manipulation through the DPD page.




Figure 8. Initial Display with Proper Connections

When connecting to the MAX5861 EV kit correctly, the text in the **Results Log** will show text similar to the following text:

If Digilent devices show up in the **Results Log** text, then the VC707 board has the JTAG cable connected. The FT4232H devices are the MAX5861 EV kit board. There are four ports on the FTDI USB device where the MAX5861 EV kit uses port A for the SPI communication to the MAX5861, port B for the I²C communication to the temperature sensor, port C for GPIO expansion bus, and port D for bit-bang functions such as issuing a RST_N or MODE2 pulse to the MAX5861 device.

The status bar at the bottom of the MAX5861 EV Kit Software Controller shows the status of the connection when the GUI was opened. It also displays the version of the software.

Notes about the MAX5861 EV Kit Software Controller GUI:

Boxes that can have user entry are white in color, with the exception of the **Results Log**. Text boxes that are for displaying results of an action are grey. The **Results Log** will show grey if it has been disabled. Logging can be disabled, but this does not result in much of a savings on the processing timing and is therefore not recommended so that results feedback can be provided to the user. The entire content of the **Results Log** can be copied by clicking on the Copy button and then pasted into a text editor for viewing if desired. The **Results Log** can be cleared by clicking on the Clear button.

```

-----
MAX5861 EV Kit Software Controller, SW Version 1.0

// Connected to FPGA//
//Initialization: FTDI Device List Returned
// Device 0 Digilent Adapt USB Device A
// Device 1 Digilent Adapt USB Device B
// Device 2 FT4232H A
// Device 3 FT4232H B
// Device 4 FT4232H C
// Device 5 FT4232H D
// Device/port for SPI is 2
//
// Clear Lock Status after Reset
//Register: Read Modify Write Reg: 0x008 data: 0x00000000 mask: 0x00000020
Read Reg: 0x008 0x83FF10B4 //-> USB/FTDI Read Good
Write Reg: 0x008 0x83FF10B4
//-> USB/FTDI Write
Write Reg: 0x008 0x000001F0
//-> USB/FTDI Write Good/Verified
// Enable DPD branches for DPD manipulation.
Read Reg: 0x000 0x27000100 //-> USB/FTDI Read Good
// Communication verified with read from address 0x0 - RevID = '27'

```

Figure 9. Sample Text Output When Connected

MAX5861 Register Tab

Figure 10 displays the **Register** tab page. The board address can be selected from the pulldown (range of 0000 to 1111) in panel 1. Panel 2 contains the **Select Command** radio buttons. The radio buttons include the **Register Description**, **File Register Load**, **Reload Last Configuration**, **Single Register Read**, **Single Register Write** and **Set Control Bit**.

To see the register description, click on the **Register Description** radio button, enter the address in the **Address** text box located in panel 3 and click the **Execute** button in panel 4. The description of the register defined will display in the **Results Log** window.




Figure 10. Register Tab Register Description Results

To load a MAX5861 configuration file, click on the **File Register Load** radio button and click on the **Execute** button in panel 4. This will bring up the file browse window for the configuration file selection.

There are a few selections in panel 1 that affect a file load. These are **Check to Verify All Register Writes**, **Apply Generic DPD Correction with Load** and **Apply Reset Prior to Configuration Load**. The **Check to Verify All Register Writes** checkbox will read the register after the

write to verify that the contents were received. The registers will have a mask so that it only verifies the appropriate bits. The **Apply Generic DPD Correction with Load** checkbox will apply values to the $f_{DAC}/2 - 2f_{OUT}$ correction (using DPD gain 9 and gain 10 offsets – 0x03E written with 0x004A00FA) and static linearity correction (using DPD gain 11 and gain 12 – 0x03F written with 0x008007F0). The **Apply Reset Prior to Configuration Load** checkbox will initiate a toggle of the RST_N pin before loading a configuration load file.




Figure 11. Register Tab File Register Load




Figure 12. Browse Window for Register File Load

To read an individual register within the MAX5861, click on the **Single Register Read** radio button, enter the address offset into the **Address** box in panel 3 and click on the **Execute** button in panel 4. The result will be displayed in both the Results window in panel 5 as well as the **Results Log**.

To write to an individual register within the MAX5861, click on the **Single Register Write** radio button, enter the address offset into the **Address** box and the data to

be written into the **Data** box in panel 3 and click on the **Execute** in panel 4. The write will be performed, verified and displayed in both the Results window in panel 5 as well as the **Results Log**.

To set a control bit to the MAX5861, click on the **Set Control Bit** radio button, select the bit(s) to toggle in panel 3 and click on the **Execute** in panel 4. The RST_N and/or MODE2 bits connected to the device will be toggled.




Figure 13. Register Tab Single Register Read




Figure 14. Register Tab Single Register Write




Figure 15. Register Tab Set Control Bit

MAX5861 SCQAM Status Tab

There are many status qualifiers of the MAX5861. The SCQAM Status page is designed to provide status about a specific SCQAM channel's configuration. Enter the channel into the text box and click on the Display SCQAM

Channel Status for Channel # button and the information about that channel will be displayed. To determine the programmed center frequency of a channel, enter the channel number, enter the f_{DAC} frequency for the system and click the Calculate f_{OUT} button. The result will be displayed.




Figure 16. QAM Status Tab

MAX5861 OFDM Status Tab

The **OFDM Status** tab is designed to provide status about a specific OFDM channel's configuration. Enter the

channel into the text box and click on the **Display OFDM Channel Status for Channel #** button and the information about that channel will be displayed.




Figure 17. OFDM Status Tab

MAX5861 Device Status Tab

The **Device Status** tab is designed to provide status about the overall health of the MAX5861. There are three status panels to include the Temperature, FIFO, LOCK, Parity Status and Saturation Status panels. The temperature of the MAX5861 can be read from the remote temperature sensor by clicking the **Read Temperature** button. The threshold that determines alerts (shown with the LED on the board) can be modified by setting a new temperature into the text box next to the Set Threshold button and then clicking on the button to set it. If the LED is on and the current temperature is below the current threshold, then the **Clear Temperature Alert** button can be clicked to clear the LED.

The FIFO, DLL lock status and parity error status can be seen by clicking the **Get FIFO Status**, **Get DLL Lock Status**, and **Get Parity Error Status** buttons under the **FIFO, LOCK, Parity Status** panels. Keep in mind that FIFO and Parity errors can be seen on startup depending on programming order. Clear these errors by clicking on the **Get FIFO Status** and **Get Parity Error Status** buttons right after initial configuration. After the initialization errors have been cleared, click on the buttons to determine the system's true health during normal operation. The saturation status of the stages throughout the device can be verified by clicking on the **Get Saturation Status** button. This reads many registers and will take a minute. The status will be displayed but can be cleared by clicking the **Clear Saturation Status** button.




Figure 18. Device Status Tab

MAX5861 DPD Tab

The **DPD** tab is designed to provide an interactive way for the user to set the DPD register values and see the results on the analyzer in real-time. When first accessing the DPD page, click the **Set to Register Gain Values** to synchronize the page up with the current register settings. After this point, either the text entry method or the slide bar method can be used. New values can be entered

into the text boxes followed by the **Apply Text Box Gain Values** button. This will load the values into the registers. Another option with the text boxes is to use the left and right arrow keys. Click on a box to place the cursor in the box and then use the left or right arrows to change the values by plus or minus 1. The results of these settings can be easily seen on the spectrum analyzer where the sweep time is set to less than a second. In addition to the




Figure 19. DPD Tab

text boxes, the slide bars can be moved. The software will write a new value to the register if the value has been moved from its previous location. This allows real-time monitoring of the output signal while changing the gain values with the slide bars. All of the writes to vary the DPD settings will be logged in the **Results Log**.

MAX5861 Test Tab

The **Test** page is designed to allow capturing of the device's current configuration as well as easy initial configuration of the device. The Save Settings panel will capture the current register settings of the device. They

can be captured in their entirety in numerical order or capturing only the active SCQAM channels and their settings. The Load Sample Configurations Using Internal PRBS Data panel allows a user to click a single button and load a pre-set PRBS configuration into the device. Under this panel, there is also an **Apply Generic DPD Values – Static Lin & f_{DAC}/2 - 2f_{OUT}** button. This writes generic DPD gain values to the Static Linearity and f_{DAC}/2 - 2f_{OUT} branches of the DPD processing. See the device data-sheet for further details. When loading the configurations under the SCQAM Configurations, SCQAM and OFDM Configurations and OFDM Configurations sections, the




Figure 20. Test Tab




Figure 21. Test Tab Option for Displaying the Sample Wideband Spectrum Analyzer Capture

expected sample screen captures can be displayed by clicking on the checkmark and making it an active green checkmark. This will open up another window to show the screenshots. These files can also be viewed, if larger images are needed, by accessing the Screenshots directory of the installed software.

MAX5861 VC707 Tab

The **VC707** tab is designed to provide control of the VC707 FPGA through the MAX5861 EV kit GUI. The page allows the user to send single commands, load configuration files, load memory files, enable SDCLK, start memory data flow and stop memory data flow. The user can send individual commands to the VC707 with the use of the **Single Command to Send** button. To load a configuration into the VC707 for SCQAM setup, click the **File – Load Configuration** button. These configurations set up the time slots, PRBS information for the channels,

clocks, and align the RDY interface appropriately. As the signals come up, it will go through a training sequence on the ready signals so only the second through the eighth channels (in each 8-channel combiner) will show until the training is complete. These can take a couple of minutes to load. To run the OFDM from the FPGA, a pattern memory file must be loaded into the VC707 board. This file can be loaded via the **File – Load Memory Pattern** button. It will bring up a file browse window to search for the desired memory file. The memory files can take a little while to load into the VC707 memory (i.e. a 4k IFFT pattern with 128 symbols for demodulation can take approximately 10 minutes and an 8k IFFT pattern with 128 symbols can take approximately 20 minutes – shorter patterns of 14 symbols will only take a couple of minutes). There is a CRC verification on the data written into the memory to confirm expected data values. The SDCLK to the MAX5861 must also be transmitting. This




Figure 22. VC707 Tab

can be accomplished with the **Enable SDCLK Output** button. The final step for the OFDM pattern to drive the MAX5861 is to send the OFDM memory pattern from the VC707 to the DUC. To send the data, click the **Start OFDM Memory Flow** button and to stop the flow of data, click the **Stop OFDM Memory Flow** button.

MAX5861 Configuration Load Order

The optimal order of operation for the system with the MAX5861 receiving data from the VC707 is the following:

- 1) Configure the MAX5861 for the SCQAM and/or OFDM channel
- 2) Program the FPGA to send data to the MAX5861 channel
- 3) With data flowing from the FPGA to the MAX5861, clear the status registers of the MAX5861 of the startup condition triggers (FIFO, parity, saturation, etc)
- 4) Monitor the MAX5861 for health as needed

For the initial configuration of the device, the optimal order of operation for the registers within the MAX5861 is the following:

- 1) Set the Gain5 and Gain6 to zero (GAIN56 register)
- 2) Power up the blocks (GBL_CFG2)
- 3) Program channel(s) to include all NCO load pulses
- 4) Set Gain5 and Gain6 to desired values

To program another channel when the device is already configured, program in the order defined:

- 1) Make sure the channel is muted (CHAN_x_x for SCQAM and OFDM_CFG_x for OFDM)
- 2) Power up the additional block (GBL_CFG2)
- 3) Set the Gain1/Gain2 (G1G2_x) for SCQAM or Gain7/Gain8 (GAIN_x) for OFDM to zero
- 4) Unmute the additional channel(s)
- 5) Program the channel(s) to include all NCO load pulses (if using OFDM, this includes the GAIN_x register for the NCO3 load, while keeping Gain7/Gain 8 at zero)
- 6) Set Gain1/Gain2 or Gain7/Gain8 to the desired gain values

This procedure should ensure that the channels come up cleanly in the spectrum.

Detailed Description of Hardware

The MAX5861 EV kit contains a MAX5861 high-density downstream cable SCQAM and OFDM modulator that

integrates a DUC and RF-DAC. The MAX5861 DUC performs SCQAM and OFDM mapping, pulse shaping and digital RF up-conversion with full agility and then drives a 14-bit 4.6Gsp/s RF-DAC. The device digitally synthesizes RF signals with up to 160 DOCSIS-compliant 6MHz QAM channels (or up to 120 8MHz QAM channels) on a single RF port at frequencies from 47MHz to 1218MHz. The MAX5861 device provides up to 6 channels of OFDM IFFT processing. Each of the OFDM channels provide up to 192MHz of bandwidth. The MAX5861 can support up to 6 blocks powered on at one time, where a block is defined as an OFDM channel or a 32-channel SCQAM block. The MAX5861 EV kit provides a complete system solution for high-density QAM modulation with very low power dissipation. The EV kit operates from a single 5.0V/3A input power supply.

The MAX5861 EV kit provides a Samtec FMC connector J1 to drive the IC input ports. The MAX5861 output is available for viewing at the OUT SMA connector (see [Figure 4](#)).

The EV kit incorporates a MAX6654 device for monitoring the die temperature. The LED D1 turns on when the MAX5861 die temperature rises above the programmed high temperature threshold within the MAX6654. See the [MAX5861 Device Status Tab](#) section for configuring the high temperature threshold. Also refer to the MAX6654 IC data sheet for additional register information.

The EV kit provides on-board SPI and SMBus interfaces and is connected to the computer through the USB connector, USB23. The EV kit Windows XP-, Vista- and Windows 7/8- compatible software provides a GUI for control of the MAX5861, MAX6654, and VC707 programmable features. Logic-level translators provide proper interface translation from the MAX5861 digital signals to the USB and VC707 circuitry.

The EV kit includes a hardware kit that allows the board to be lifted off of a lab bench as well as mate to the VC707 board. The hardware kit includes standoffs, screws, metal washers, and nylon washers. The order from the top of the board to the bottom should be as follows: pan screw, metal washer, MAX5861 EV kit board mounting through-hole, nylon washer, and standoff. The hardware kit components should be placed on the outer 3 corners of the EV kit as well as the mounting hole inside the FMC connector holes.

Power Supplies

The EV kit operates from a single 5.0V/3A power supply applied at the 5.0V_IN and GND PCB pads. The MAX15023 dual synchronous step-down controller,

MAX1793 LDO regulator, and MAX8902A low-noise LDO regulator provide power to the EV kit's power rails. The MAX15023 devices are configured to 0.9V and are used for on-board regulation of the MAX5861 core supply input, VDD09. The MAX1793 LDO regulators are configured to 1.8V and 3.3V and are used for on-board regulation of the MAX5861 VDD18, AVCLK, and AVDD3 supply inputs. The MAX8902A LDO regulators are configured to 1.8V and are used for on-board regulation of the AVDD18 supply inputs. The EV kit also provides the option of using external power supplies. When using an external supply for the VDD09 supply rail, remove resistor R17 and apply a 0.9V/5A power supply at the DIGITAL09 relative to GND PCB pads. See [Table 1](#) for proper shunt settings for all of the other EV kit power-supply inputs. A 1.8V/3A power supply will then be applied on the DIGITAL18, ANALOG18, ANALOGCLK, and ANALOG33 pads.

Test points are available at VDD09, AVDD18, AVCLK, AVDD3, VDD18_IN, and GND for monitoring the EV kit power-supply voltages.

Jumpers JU24 and JU25 are provided for sensing the MAX5861 VDD09 voltage. Remove the shunts at jumper JU1 and JU8 and connect the voltmeter positive and negative terminals at JU24 pin 1 and JU25 pin 2 respectively to monitor VDD09 voltage as monitored inside the MAX5861 IC.

SPI and SMBus Interface Control

The EV kit communicates to the MAX5861 SPI interface using the on-board USB circuitry. Place shunts across pins 1-2, 4-5, 7-8, 10-11 and 13-14 of jumper JU7 to control the SPI interface using the USB circuitry.

The EV kit communicates to the MAX6654 SMBus interface using the on-board USB circuitry. Place shunts across pins 1-2 and 4-5 of jumper JU23 to control the SMBus interface using the USB circuitry.

Global Reset

Momentary pushbutton switch RSTN is used as a global reset to clear all MAX5861 configuration registers. A global reset is required when uploading a new test con-

figuration on the **MAX5861 Register** tab. Press the RSTN switch to clear the registers before uploading a new test configuration file.

Test configuration files are available for loading into the MAX5861, via the SPI interface. The MAX5861 output is available for viewing at the external OUT SMA connector.

MODE2 Pushbutton Switch

Momentary pushbutton switch MODE2 is available for providing a low-to-high pulse at the MAX5861 port MODE2 input when pressed.

The pushbutton switch is used to perform various functions within the MAX5861. Refer to the MAX5861 IC data sheet for additional information.

Using the VC707 Virtex FPGA Board with the MAX5861 EV Kit

The MAX5861 device has the ability to produce PRBS data for both the SCQAM and OFDM ports. This PRBS is inserted in place of the input interface data if programmed. The MAX5861 device can be fully evaluated without the need for the VC707. But if input data is desired, the FPGA platform (VC707) can be used as a data source for the MAX5861 EV kit. The VC707 drives the MAX5861 multiplexed input ports, control signals and monitors the ready logic outputs. The EV kit software provides the **VC707** tab for controlling the VC707.

The VC707 and MAX5861 EV kit boards can be connected using the available FMC interface connector. See [Figure 4](#) for details in connecting the boards together. Alternatively, the VC707 and MAX5861 EV kit can be connected with coaxial ribbon cables (Part No.: Samtec HDR-169468-01). Note that it is necessary to use recommended hardware and/or cables to get a reliable electrical connection between the boards.

Component List, Schematics, and PCB Layout Diagrams

Refer to the following files attached to this data sheet for component information, schematics, PCB layout diagrams:

- [BOM_MAX5861EVKIT_REVA.xlsx](#)
- [Schematic_MAX5861_evkit_reva.PDF](#)
- [PCB_MAX5861_evkit_reva.PDF](#)

Component Suppliers

SUPPLIER	PHONE	WEBSITE
Fairchild Semiconductor	888-522-5372	www.fairchildsemi.com
Hong Kong X'tals Ltd.	852-35112388	www.hongkongcrystal.com
Murata Electronics North America, Inc.	770-436-1300	www.murata-northamerica.com
Panasonic Corp.	800-344-2112	www.panasonic.com
Taiyo Yuden	800-348-24120	www.t-yuden.com
TDK Corp.	847-803-6100	www.component.tdk.com

Note: Indicate that you are using the MAX5861s when contacting these component suppliers.

Ordering Information

PART	TYPE	TYPE
MAX5861EVKIT#	EV Kit	160-Channel SCQAM and 6-Channel OFDM Cable Modulator
EK-V7-VC707-G	FPGA Board	Xilinx Virtex 7 FPGA Board – Ordered through a qualified Xilinx Vendor

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	6/15	Initial release	—

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time.

Configuration Load Sequence Output Example

The following is a Results Log capture of a configuration load sequence. To make the configuration easier to follow, repeated functions and/or writes (i.e. same or similar register values to channels 1 through 128, etc) will be condensed and noted as such with ellipses between the initial write and the final write within the configuration load file. The sequence uses the **Test** tab and configures the device for a single-carrier SCQAM. It then checks the **SCQAM Status** tab for the current settings. This is followed by a reset and reconfiguration using the **Register** tab with a (128) SCQAM plus (2) 192MHz bandwidth OFDM configuration from the input interface. The FPGA is then configured for a (128) channel configuration, the memory is loaded with a pattern, the SDCLK is enabled and the memory is started. The next step was to check the **OFDM Status** tab for the current settings. The final step is to look at the **Device Status** tab. Especially given the order of operation, the FIFOs and parity might have startup errors. The reading of these registers clears these errors and subsequent reads will be valid for operating status.

Test Tab – Load Single SCQAM:

```
//Test: Display Sample Pictures for Configurations
// File Configuration Load, Board Address 0x0
Write Reg: 0x026 0x000A000A
//--> USB/FTDI Write Good/Verified
Write Reg: 0x008 0x000007BF
//--> USB/FTDI Write Good/Verified
Write Reg: 0x081 0x000FFFE
//--> USB/FTDI Write Good/Verified
Write Reg: 0x080 0x0000105E
//--> USB/FTDI Write Good/Verified
Write Reg: 0x088 0x00000401
//--> USB/FTDI Write Good/Verified
Write Reg: 0x109 0x000001A0
//--> USB/FTDI Write Good/Verified
Write Reg: 0x10A 0x000002E9
//--> USB/FTDI Write Good/Verified
Write Reg: 0x10B 0x00023000
//--> USB/FTDI Write Good/Verified
Write Reg: 0x10C 0x00FE028A
//--> USB/FTDI Write Good/Verified
Write Reg: 0x101 0x00078000
//--> USB/FTDI Write Good/Verified
Write Reg: 0x061 0x0003C000
//--> USB/FTDI Write Good/Verified
Write Reg: 0x041 0x00080F55
//--> USB/FTDI Write Good/Verified
Write Reg: 0x108 0x00D00616
//--> USB/FTDI Write Good/Verified
Write Reg: 0x100 0x00000001
//--> USB/FTDI Write Good/Verified
Write Reg: 0x060 0x00000001
```

```

//--> USB/FTDI Write Good/Verified
Write Reg: 0x040 0x00000000
//--> USB/FTDI Write Good/Verified
Write Reg: 0x0D8 0x80000000
//--> USB/FTDI Write
Write Reg: 0x042 0x010000FE
//--> USB/FTDI Write Good/Verified
Write Reg: 0x047 0x00008000
//--> USB/FTDI Write Good/Verified
Write Reg: 0x040 0x00000003
//--> USB/FTDI Write Good/Verified
Write Reg: 0x001 0x87800000
//--> USB/FTDI Write Good/Verified
//Register: Read Modify Write Reg: 0x0D8 data 0x00000000 mask 0x00000020
Read Reg: 0x0D8 0x80001010 //--> USB/FTDI Read Good
Write Reg: 0x0D8 0x80001010
//--> USB/FTDI Write
//
// File Loaded:
C:\Test\MAX5861EVKIT\ConfigurationLoadFiles\SCQAM\001SB256_5861_PRBS_4915p2M_1000M.txt
Loaded file from ConfigurationLoadFiles :
C:\Test\MAX5861EVKIT\ConfigurationLoadFiles\SCQAM\001SB256_5861_PRBS_4915p2M_1000M.txt

```

QAM Status Tab:

```

//QAM Status: Get QAM Channel Status for Channel Number 1
Read Reg: 0x088 0x00000001 //--> USB/FTDI Read Good
Read Reg: 0x080 0x0000105E //--> USB/FTDI Read Good
// 32 chan mute bit 0 with result of 0

Read Reg: 0x081 0x000FFFFE //--> USB/FTDI Read Good
// 8 chan mute bit 0 with result of 0

Read Reg: 0x009 0x00000040 //--> USB/FTDI Read Good
// 32 chan powerdown 6 with result of 1
// SYM_INTF 0x00000040
Read Reg: 0x108 0x00100616 //--> USB/FTDI Read Good
// SYMIF 0x00100616
Read Reg: 0x10A 0x000002E9 //--> USB/FTDI Read Good
// LF 0x000002E9
Read Reg: 0x109 0x000001A0 //--> USB/FTDI Read Good
// KF 0x000001A0
Read Reg: 0x10C 0x00FE028A //--> USB/FTDI Read Good
// G1G2 0x00FE028A
Read Reg: 0x042 0x010000FE //--> USB/FTDI Read Good
// G5G6 0x010000FE

```

```
Read Reg: 0x10B 0x00023000 //--> USB/FTDI Read Good
// NCOA 0x00023000
Read Reg: 0x101 0x00078000 //--> USB/FTDI Read Good
// NCO2 0x00078000
Read Reg: 0x061 0x0003C000 //--> USB/FTDI Read Good
// NCO3 0x0003C000
Read Reg: 0x041 0x00080F55 //--> USB/FTDI Read Good
// NCO4 0x00080F55
```

```
//QAM Status: Get Channel fOUT for Channel Number 1
```

```
Read Reg: 0x10B 0x00023000 //--> USB/FTDI Read Good
// NCOA 0x00023000
Read Reg: 0x101 0x00078000 //--> USB/FTDI Read Good
// NCO2 0x00078000
Read Reg: 0x061 0x0003C000 //--> USB/FTDI Read Good
// NCO3 0x0003C000
Read Reg: 0x041 0x00080F55 //--> USB/FTDI Read Good
// NCO4 0x00080F55
// Value Signed Mag (1) 143360.000 (2) 491520.000 (3) 245760.000 (4) 528213.000
// NCO Freq Offset in Hz (1) 21000000.000 (2) 72000000.000 (3) 288000000.000 (4) 618999609.375
// Calculated Channel Offset ==> 999.999609375 MHz
```

Register Tab – Toggle RSTN:

```
//Register: Toggle Bit RSTN
// Reset also Resets The DAC DLL - Clear Lock Status
//Register: Read Modify Write Reg: 0x0D8 data 0x00000000 mask 0x00000020
Read Reg: 0x0D8 0x83FF10B4 //--> USB/FTDI Read Good
Write Reg: 0x0D8 0x83FF1094
//--> USB/FTDI Write
```

```
//Register: Toggle Bit RSTN
```

Register Tab: Load File Configuration (128 SCQAM plus 2 OFDM):

```
//Register: File IO Browse, Board Address 0x0
Write Reg: 0x026 0x000A000A
//--> USB/FTDI Write Good/Verified
Write Reg: 0x008 0x0000043C
//--> USB/FTDI Write Good/Verified
Write Reg: 0x081 0x000F0000
//--> USB/FTDI Write Good/Verified
Write Reg: 0x080 0x00008050
//--> USB/FTDI Write Good/Verified
Write Reg: 0x0B1 0x04540453
//--> USB/FTDI Write Good/Verified
Write Reg: 0x74F 0x00000F00
```



```
//--> USB/FTDI Write Good/Verified
Write Reg: 0x0B2 0x04560455
//--> USB/FTDI Write Good/Verified
...
Write Reg: 0x093 0x04180417
//--> USB/FTDI Write Good/Verified
Write Reg: 0x7BC 0x00040008
//--> USB/FTDI Write Good/Verified
Write Reg: 0x7B0 0x00040008
//--> USB/FTDI Write Good/Verified
Write Reg: 0x0A2 0x04360435
//--> USB/FTDI Write Good/Verified
...
Write Reg: 0x0B5 0x045C045B
//--> USB/FTDI Write Good/Verified
Write Reg: 0x109 0x000001A0
//--> USB/FTDI Write Good/Verified
Write Reg: 0x10A 0x000002E9
//--> USB/FTDI Write Good/Verified
...
Write Reg: 0x5F1 0x000001A0
//--> USB/FTDI Write Good/Verified
Write Reg: 0x5F2 0x000002E9
//--> USB/FTDI Write Good/Verified
Write Reg: 0x10B 0x00063000
//--> USB/FTDI Write Good/Verified
Write Reg: 0x113 0x00059000
//--> USB/FTDI Write Good/Verified
...
Write Reg: 0x5F3 0x00023000
//--> USB/FTDI Write Good/Verified
Write Reg: 0x10C 0x000A028A
//--> USB/FTDI Write Good/Verified
...
Write Reg: 0x4DC 0x000A028A
//--> USB/FTDI Write Good/Verified
Write Reg: 0x744 0x065C074E
//--> USB/FTDI Write Good/Verified
...
Write Reg: 0x758 0x0000079C
//--> USB/FTDI Write Good/Verified
Write Reg: 0x101 0x00178000
//--> USB/FTDI Write Good/Verified
```

...
Write Reg: 0x381 0x00178000
//--> USB/FTDI Write Good/Verified
Write Reg: 0x061 0x0013C000
//--> USB/FTDI Write Good/Verified
Write Reg: 0x065 0x00114000
//--> USB/FTDI Write Good/Verified
Write Reg: 0x069 0x00014000
//--> USB/FTDI Write Good/Verified
Write Reg: 0x06D 0x0003C000
//--> USB/FTDI Write Good/Verified
Write Reg: 0x7B1 0x00064000
//--> USB/FTDI Write Good/Verified
Write Reg: 0x7BD 0x0008C000
//--> USB/FTDI Write Good/Verified
Write Reg: 0x041 0x0005B400
//--> USB/FTDI Write Good/Verified
Write Reg: 0x108 0x00C00000
//--> USB/FTDI Write Good/Verified
...
Write Reg: 0x5F0 0x00C00000
//--> USB/FTDI Write Good/Verified
Write Reg: 0x100 0x00000001
//--> USB/FTDI Write Good/Verified
...
Write Reg: 0x5B0 0x00000001
//--> USB/FTDI Write Good/Verified
Write Reg: 0x060 0x00000001
//--> USB/FTDI Write Good/Verified
...
Write Reg: 0x06C 0x00000001
//--> USB/FTDI Write Good/Verified
Write Reg: 0x7B2 0x00013823
//--> USB/FTDI Write Good/Verified
Write Reg: 0x7BE 0x00013823
//--> USB/FTDI Write Good/Verified
Write Reg: 0x040 0x00000000
//--> USB/FTDI Write Good/Verified
Write Reg: 0x0D8 0x80000000
//--> USB/FTDI Write
Write Reg: 0x042 0x010000FE
//--> USB/FTDI Write Good/Verified
Write Reg: 0x047 0x00008000

```

//--> USB/FTDI Write Good/Verified
Write Reg: 0x040 0x00000003
//--> USB/FTDI Write Good/Verified
Write Reg: 0x001 0x87800000
//--> USB/FTDI Write Good/Verified
//Register: Read Modify Write Reg: 0x0D8 data 0x00000000 mask 0x00000020
Read Reg: 0x0D8 0x80001010 //--> USB/FTDI Read Good
Write Reg: 0x0D8 0x80001010
//--> USB/FTDI Write
//
// File Loaded:
C:\Test\MAX5861EVKIT\ConfigurationLoadFiles\Mix\128SB256and002OB1024_5861_input_630M_192B
W_50k_1024c256r_P.txt
//VC707: File I/O

```

VC707 Tab – Load Configuration for 128 Channels:

```

// Loading File Into FPGA :
C:\Test\MAX5861EVKIT\FPGAConfigurationFiles\128Sxxx_VC707_SPinput_TS128_PRBS_PCLK633M.tx
t
//VC707: Send Command leds 00000000
//VC707: Return leds 00000000 ACK #
//VC707: Send Command si570 set 633.0
//VC707: Return si570 set 633.0 00 42 C4 F6 63 11 ACK #
//VC707: Send Command leds 0000000b
//VC707: Return leds 0000000b ACK #
//VC707: Send Command type set all prbs
//VC707: Return type set all prbs ACK #
//VC707: Send Command prbs set 1 0 1558 1 off 0 even
//VC707: Return prbs set 1 0 1558 1 off 0 even ACK #
...
//VC707: Send Command prbs set 128 0 2356 1 off 0 even
//VC707: Return prbs set 128 0 2356 1 off 0 even ACK #
//VC707: Send Command leds 000000b1
//VC707: Return leds 000000b1 ACK #
//VC707: Send Command prbs reset all off
//VC707: Return prbs reset all off ACK #
//VC707: Send Command prbs enable all on
//VC707: Return prbs enable all on ACK #
//VC707: Send Command leds 00000111
//VC707: Return leds 00000111 ACK #
//VC707: Send Command pll reset qam on
//VC707: Return pll reset qam on ACK #
//VC707: Send Command pll clkssel qam clk1
//VC707: Return pll clkssel qam clk1 ACK #
//VC707: Send Command pll reset qam off
//VC707: Return pll reset qam off ACK #

```

/VC707: Send Command pll qam info
/VC707: Return pll qam info inclk - ok | fbclk - ok | outclk - locked ACK #
/VC707: Send Command oserdes reset adat on
/VC707: Return oserdes reset adat on ACK #
/VC707: Send Command oserdes reset adat off
/VC707: Return oserdes reset adat off ACK #
/VC707: Send Command leds 00001111
/VC707: Return leds 00001111 ACK #
/VC707: Send Command bank set adat 16
/VC707: Return bank set adat 16 ACK #
/VC707: Send Command ready reset on
/VC707: Return ready reset on ACK #
/VC707: Send Command ready channel 1
/VC707: Return ready channel 1 ACK #
/VC707: Send Command delay reset pulse
/VC707: Return delay reset pulse ACK #
/VC707: Send Command oserdes enable pclk on
/VC707: Return oserdes enable pclk on ACK #
/VC707: Send Command delay set pclk 7
/VC707: Return delay set pclk 7 ACK #
/VC707: Send Command oserdes enable psync on
/VC707: Return oserdes enable psync on ACK #
/VC707: Send Command leds 00011111
/VC707: Return leds 00011111 ACK #
/VC707: Send Command ready bypass on
/VC707: Return ready bypass on ACK #
/VC707: Send Command ready bypass set 0 FEFEFEFE
/VC707: Return ready bypass set 0 FEFEFEFE ACK #
/VC707: Send Command ready bypass set 1 FEFEFEFE
/VC707: Return ready bypass set 1 FEFEFEFE ACK #
/VC707: Send Command ready bypass set 2 FEFEFEFE
/VC707: Return ready bypass set 2 FEFEFEFE ACK #
/VC707: Send Command ready bypass set 3 FEFEFEFE
/VC707: Return ready bypass set 3 FEFEFEFE ACK #
/VC707: Send Command ready bypass set 4 FEFEFEFE
/VC707: Return ready bypass set 4 FEFEFEFE ACK #
/VC707: Send Command ready bypass set 5 00000000
/VC707: Return ready bypass set 5 00000000 ACK #
/VC707: Send Command leds 00011111
/VC707: Return leds 00011111 ACK #
...
/VC707: Send Command leds 00111111
/VC707: Return leds 00111111 ACK #

/VC707: Send Command bank enable adat on
/VC707: Return bank enable adat on ACK #
/VC707: Send Command oserdes enable adat on
/VC707: Return oserdes enable adat on ACK #
/VC707: Send Command leds 00011111
/VC707: Return leds 00011111 ACK #

...

/VC707: Send Command leds 00111111
/VC707: Return leds 00111111 ACK #
/VC707: Send Command ready reset off
/VC707: Return ready reset off ACK #
/VC707: Send Command leds 00111111
/VC707: Return leds 00111111 ACK #

...

/VC707: Send Command leds 01111111
/VC707: Return leds 01111111 ACK #
/VC707: Send Command ready bypass off
/VC707: Return ready bypass off ACK #
/VC707: Send Command ready bypass set 0 FFFFFFFF
/VC707: Return ready bypass set 0 FFFFFFFF ACK #
/VC707: Send Command ready bypass set 1 FFFFFFFF
/VC707: Return ready bypass set 1 FFFFFFFF ACK #
/VC707: Send Command ready bypass set 2 FFFFFFFF
/VC707: Return ready bypass set 2 FFFFFFFF ACK #
/VC707: Send Command ready bypass set 3 FFFFFFFF
/VC707: Return ready bypass set 3 FFFFFFFF ACK #
/VC707: Send Command ready bypass set 4 00000000
/VC707: Return ready bypass set 4 00000000 ACK #
/VC707: Send Command ready bypass set 5 00000000
/VC707: Return ready bypass set 5 00000000 ACK #
/VC707: Send Command leds 11111111
/VC707: Return leds 11111111 ACK #

/VC707: Loaded FPGA Configuration File
C:\Test\MAX5861EVKIT\FPGAConfigurationFiles\128Sxxx_VC707_SPinput_TS128_PRBS_PCLK633M.tx
t into the FPGA Successfully

VC707 Tab – Load Memory File for OFDM:

/VC707: Load Memory File Into VC707
/VC707: Send Command delay set sdclk 5
/VC707: Return delay set sdclk 5 ACK #
// DDR3 Memory File Load Update: Lines Written is -->2048
// DDR3 Memory File Load Update: Lines Written is -->4096
...
// DDR3 Memory File Load Update: Lines Written is -->71680

/VC707: Send Command to Read Memory ddr3 read 0 1

/VC707: Read 1 Blocks of DDR3 Memory

/VC707: Reading Block #0 of 1

/VC707: Reading Complete - Now Formatting Data

/VC707: Bytes From Block 2 : Read 1 Blocks of DDR3 Memory

/VC707:

11111100 11111100 11111100 11111100

11111100 11111100 11111100 11111100

00000000 00000000 00000000 00000000

00000000 00000000 00000000 00000000

/VC707: Read From DDR3 Memory: Read 1 Blocks of DDR3 Memory

/VC707: DDR3 Read Results Written to File 'VC707DDR3ReadMemoryResults.txt'

// CRC Verified Good and All FPGA Communications Returned ACKs

/VC707: Loaded DDR3 Memory File
C:\Test\MAX5861EVKIT\FPGAConfigurationFiles\VC707Memfile_Fill_50kSpace4kIFFT_BW192M_1024Q
AM_CP1024RP256_14symb.txt into Memory Successfully

/VC707: Send Command ofdm memory 1 0 17920

/VC707: Return ofdm memory 1 0 17920 ACK #

VC707 Tab – Enable SDCLK:

/VC707: Send Command leds tt0000tt

/VC707: Return leds tt0000tt ACK #

/VC707: Enable the SDCLK Output

/VC707: Send Command leds 00111111

/VC707: Return leds 00111111 ACK #

/VC707: Send Command delay reset pulse

/VC707: Return delay reset pulse ACK #

/VC707: Send Command oserdes enable pclk on

/VC707: Return oserdes enable pclk on ACK #

/VC707: Send Command leds 01111111

/VC707: Return leds 01111111 ACK #

/VC707: Send Command pll reset ofdm on

/VC707: Return pll reset ofdm on ACK #

/VC707: Send Command pll clkssel ofdm clk1

/VC707: Return pll clkssel ofdm clk1 ACK #

/VC707: Send Command pll reset ofdm off

/VC707: Return pll reset ofdm off ACK #

/VC707: Send Command pll ofdm info

/VC707: Return pll ofdm info inclk - ok | fbclk - ok | outclk - locked ACK #

/VC707: Send Command oserdes reset sdclk on

/VC707: Return oserdes reset sdclk on ACK #

/VC707: Send Command oserdes reset sdclk off

/VC707: Return oserdes reset sdclk off ACK #

//VC707: Send Command oserdes enable sdclk on
//VC707: Return oserdes enable sdclk on ACK #
//VC707: Send Command leds 00000111
//VC707: Return leds 00000111 ACK #
//VC707: Send Command leds 00000001
//VC707: Return leds 00000001 ACK #
//VC707: Send Command oserdes enable bcsync on
//VC707: Return oserdes enable bcsync on ACK #
//VC707: Send Command oserdes enable bdat on
//VC707: Return oserdes enable bdat on ACK #
//VC707: Send Command oserdes enable cdat on
//VC707: Return oserdes enable cdat on ACK #
//VC707: Send Command leds tt1111tt
//VC707: Return leds tt1111tt ACK #

VC707 Tab – Start Memory Flow for OFDM:

//VC707: Start OFDM Data Flow from Memory
//VC707: Start Memory from Stream 1
//VC707: Send Command ofdm disable
//VC707: Return ofdm disable ACK #
//VC707: Send Command ofdm enable 1 on
//VC707: Return ofdm enable 1 on enable stream: 1 length: 17920 mempos: 0 ACK #
//VC707: Send Command leds tbhqhbtt
//VC707: Return leds tbhqhbtt ACK #

OFDM Status Tab:

//OFDM Status: Get OFDM Channel Status for Channel Number 1
Read Reg: 0x741 0x0000FF00 //--> USB/FTDI Read Good
Read Reg: 0x009 0x000003C3 //--> USB/FTDI Read Good
// OFDM chan powerdown 0 with result of 1
// OFDM_CFG 0x000003C3
Read Reg: 0x74B 0x00000006 //--> USB/FTDI Read Good
Read Reg: 0x74C 0x01EFE080 //--> USB/FTDI Read Good
Read Reg: 0x740 0x00029FFE //--> USB/FTDI Read Good
Read Reg: 0x7B0 0x00040008 //--> USB/FTDI Read Good
Read Reg: 0x7B1 0x00064000 //--> USB/FTDI Read Good
Read Reg: 0x041 0x0005B400 //--> USB/FTDI Read Good
// Value Signed Mag (3) 409600.000 (4) 373760.000
// NCO Freq Offset in Hz (3) 480000000.000 (4) 438000000.000
Read Reg: 0x7B5 0x1100006F //--> USB/FTDI Read Good
//Register: Read Modify Write Reg: 0x741 data 0x00004000 mask 0x00004000
Read Reg: 0x741 0x0000FF00 //--> USB/FTDI Read Good
Write Reg: 0x741 0x0000FF00
//--> USB/FTDI Write Good/Verified
Read Reg: 0x7B2 0x00003823 //--> USB/FTDI Read Good

Read Reg: 0x744 0x065C074E //--> USB/FTDI Read Good
Read Reg: 0x745 0x05550034E //--> USB/FTDI Read Good
Read Reg: 0x746 0x044E0472 //--> USB/FTDI Read Good
Read Reg: 0x747 0x00800370 //--> USB/FTDI Read Good
Read Reg: 0x748 0x024E0270 //--> USB/FTDI Read Good
Read Reg: 0x749 0x014E0170 //--> USB/FTDI Read Good
Read Reg: 0x74A 0x0000079C //--> USB/FTDI Read Good

Device Status Tab:

//Device Status: I2C Temperature Read
Write I2C Address: 78 Command 9 Data 32 //--> USB/FTDI Write Good
Write I2C Address: 78 Command 1 Read I2C Data: 93 //--> USB/FTDI Read Good
//Device Status: FIFO Status
Read Reg: 0x0D9 0x00086F0F //--> USB/FTDI Read Good
//Register: Read Modify Write Reg: 0x0DA data 0x00000000 mask 0xFFFFFFFF
Read Reg: 0x0DA 0xFFFFFFFF //--> USB/FTDI Read Good
Write Reg: 0x0DA 0x00000000
//--> USB/FTDI Write Good/Verified
...
//Register: Read Modify Write Reg: 0x0E3 data 0x00000000 mask 0xFFFFFFFF
Read Reg: 0x0E3 0x00000000 //--> USB/FTDI Read Good
Write Reg: 0x0E3 0x00000000
//--> USB/FTDI Write Good/Verified
Read Reg: 0x741 0x0000FF00 //--> USB/FTDI Read Good
Read Reg: 0x74F 0x0000FF00 //--> USB/FTDI Read Good
Read Reg: 0x75D 0x00020F01 //--> USB/FTDI Read Good
Read Reg: 0x76C 0x00020F01 //--> USB/FTDI Read Good
Read Reg: 0x77A 0x00020F01 //--> USB/FTDI Read Good
Read Reg: 0x788 0x00020F01 //--> USB/FTDI Read Good
//Register: Read Modify Write Reg: 0x741 data 0x00000000 mask 0x00003000
Read Reg: 0x741 0x0000FF00 //--> USB/FTDI Read Good
Write Reg: 0x741 0x0000CF00
//--> USB/FTDI Write Good/Verified
...
//--> USB/FTDI Write Good/Verified
//Register: Read Modify Write Reg: 0x788 data 0x00000000 mask 0x00003000
Read Reg: 0x788 0x00020F01 //--> USB/FTDI Read Good
Write Reg: 0x788 0x00020F01
//--> USB/FTDI Write Good/Verified
//Device Status: Parity Status
Read Reg: 0x0D8 0x80001098 //--> USB/FTDI Read Good
//Register: Read Modify Write Reg: 0x0D8 data 0x00000000 mask 0x00000058
Read Reg: 0x0D8 0x80001098 //--> USB/FTDI Read Good
Write Reg: 0x0D8 0x80001080


```
//--> USB/FTDI Write
//Device Status: Lock Status
Read Reg: 0x0D8 0x80001080 //--> USB/FTDI Read Good
//Register: Read Modify Write Reg: 0x0D8 data 0x00000000 mask 0x00000020
Read Reg: 0x0D8 0x80001080 //--> USB/FTDI Read Good
Write Reg: 0x0D8 0x80001080
//--> USB/FTDI Write
//Device Status: FIFO Status
Read Reg: 0x0D9 0x00086000 //--> USB/FTDI Read Good
//Register: Read Modify Write Reg: 0x0DA data 0x00000000 mask 0xFFFFFFFF
Read Reg: 0x0DA 0x00000000 //--> USB/FTDI Read Good
Write Reg: 0x0DA 0x00000000
//--> USB/FTDI Write Good/Verified
...
//--> USB/FTDI Write Good/Verified
//Register: Read Modify Write Reg: 0x0E3 data 0x00000000 mask 0xFFFFFFFF
Read Reg: 0x0E3 0x00000000 //--> USB/FTDI Read Good
Write Reg: 0x0E3 0x00000000
//--> USB/FTDI Write Good/Verified
Read Reg: 0x741 0x0000CF00 //--> USB/FTDI Read Good
Read Reg: 0x74F 0x0000CF00 //--> USB/FTDI Read Good
Read Reg: 0x75D 0x00020F01 //--> USB/FTDI Read Good
Read Reg: 0x76C 0x00020F01 //--> USB/FTDI Read Good
Read Reg: 0x77A 0x00020F01 //--> USB/FTDI Read Good
Read Reg: 0x788 0x00020F01 //--> USB/FTDI Read Good
//Register: Read Modify Write Reg: 0x741 data 0x00000000 mask 0x00003000
Read Reg: 0x741 0x0000CF00 //--> USB/FTDI Read Good
Write Reg: 0x741 0x0000CF00
//--> USB/FTDI Write Good/Verified
...
//Register: Read Modify Write Reg: 0x788 data 0x00000000 mask 0x00003000
Read Reg: 0x788 0x00020F01 //--> USB/FTDI Read Good
Write Reg: 0x788 0x00020F01
//--> USB/FTDI Write Good/Verified
//Device Status: Parity Status
Read Reg: 0x0D8 0x80001080 //--> USB/FTDI Read Good
//Register: Read Modify Write Reg: 0x0D8 data 0x00000000 mask 0x00000058
Read Reg: 0x0D8 0x80001080 //--> USB/FTDI Read Good
Write Reg: 0x0D8 0x80001080
//--> USB/FTDI Write
```


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D

C

B

A



D

C


B

A



maxim integrated™

TITLE:
**MAX5861 EVKIT
DUT CONNECTIONS**

REVISED BY: <REVISED BY:>	PCB PART NUMBER:	REV: A
DRAWN: <Drawn By>	DATED: 03/09/2015	SHEET: 1 OF 10






REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:







TITLE: MAX5861 EVKIT POWER CIRCUIT		
REVISED BY: <REVISED BY:>	PCB PART NUMBER:	REV: A
DRAWN: <Drawn By>	DATED: 03/09/2015	SHEET: 2 OF 10

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:















FOR EACH SUPPLY:
Place a 0201 cap between each power and ground via under U23
The remaining decoupling caps in this section should be placed near U23



TITLE: MAX5861 EVKIT DAC POWER CIRCUIT		
REVISED BY: <REVISED BY:>	PCB PART NUMBER:	REV: A
DRAWN: <Drawn By>	DATED: 03/09/2015	SHEET: 3 OF 10

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

FOR EACH SUPPLY:
 Place a 0201 cap between each power and ground via under U23
 The remaining decoupling caps in this section should be placed near U23



TITLE: MAX5861 EVKIT RESET/TEMP SENSE		
REVISED BY: <REVISED BY:>	PCB PART NUMBER:	REV: A
DRAWN: <Drawn By>	DATED: 03/09/2015	SHEET: 4 OF 10

6

5








4

3

2

1






REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:










TITLE: MAX5861 EVKIT LEVEL TRANSLATION		
REVISED BY: <REVISED BY:>	PCB PART NUMBER:	REV: A
DRAWN: <Drawn By>	DATED: 03/09/2015	SHEET: 5 OF 10

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:




D




C



B



A



maxim integrated™

TITLE: **MAX5861 EVKIT
USB INTERFACE CIRCUIT**

REVISED BY: <REVISED BY:>	PCB PART NUMBER:	REV: A
DRAWN: <Drawn By>	DATED: 03/09/2015	SHEET: 6 OF 10

6

5

4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D

C

B


A


D

C

B

A





**maxim
integrated™**

TITLE:

MAX5861 EVKIT FMC

REVISED BY: <REVISED BY:>	PCB PART NUMBER:	REV: A
DRAWN: <Drawn By>	DATED: 03/09/2015	SHEET: 7 OF 10

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D

C

B


A

D

C

B

A




maxim integrated™


TITLE:
MAX5861 EVKIT
FMC

REVISED BY: <REVISED BY:>	PCB PART NUMBER:	REV: A
DRAWN: <Drawn By>	DATED: 03/09/2015	SHEET: 8 OF 10


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:




ALL BYPASS RESISTORS ARE LOCATED UNDER THE BUFFER FOOTPRINT AND SHARE COMMON PINS FROM INPUT TO OUTPUT




ALL BYPASS RESISTORS ARE LOCATED UNDER THE BUFFER FOOTPRINT AND SHARE COMMON PINS FROM INPUT TO OUTPUT



ALL BYPASS RESISTORS ARE LOCATED UNDER THE BUFFER FOOTPRINT AND SHARE COMMON PINS FROM INPUT TO OUTPUT



Jumper position
 open --- > SSTL1.2V 600mV
 A --- > SSTL1.5V 750mV
 B --- > LVDS 1.25V



TITLE: MAX5861 EVKIT FMC		
REVISED BY: <REVISED BY:>	PCB PART NUMBER:	REV: A
DRAWN: <Drawn By>	DATED: 03/09/2015	SHEET: 9 OF 10

6

5

4


3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

CLK MODULE INTERCONNECT



TITLE: MAX5861 EVKIT CLOCK MODULE		
REVISED BY: <REVISED BY:>	PCB PART NUMBER:	REV: A
DRAWN: <Drawn By>	DATED: 03/09/2015	SHEET: 10 OF 10

MAX5861 EVKIT


P/N:

REV
A




LAYER
SILKSCREEN TOP

DATE:
ALL UNITS ARE IN 0.001"



MAX5861 EVKIT
888-MAXIM-IC
www.maximintegrated.com

REV-A
03/15 KT



MAX5861 EVKIT



P/N:

REV
A



LAYER
COMPONENT SIDE

DATE:
ALL UNITS ARE IN 0.001"



MAX5861 EVKIT

P/N:

REV
A





LAYER

LAYER 2 GND

DATE:

ALL UNITS ARE IN 0.001"



MAX5861 EVKIT



P/N:

REV
A



LAYER LAYER 3 SIGNAL

DATE: ALL UNITS ARE IN 0.001"



MAX5861 EVKIT



P/N:

REV
A



LAYER LAYER 4 GND / VDD

DATE: ALL UNITS ARE IN 0.001"



MAX5861 EVKIT



P/N:

REV
A



LAYER LAYER 5 POWER

DATE: ALL UNITS ARE IN 0.001"



MAX5861 EVKIT



P/N:


REV
A





LAYER
LAYER 6 GND

DATE: ALL UNITS ARE IN 0.001"



MAX5861 EVKIT	
P/N:	REV A
 maxim integrated™	
LAYER	LAYER 7 SIGNAL / AVDD2 /V+
DATE:	ALL UNITS ARE IN 0.001"



MAX5861 EVKIT

P/N:

REV
A





LAYER

LAYER 8 GND

DATE:

ALL UNITS ARE IN 0.001"



MAX5861 EVKIT

P/N:

REV
A





LAYER

LAYER 9 SIGNAL

DATE:

ALL UNITS ARE IN 0.001"



MAX5861 EVKIT

P/N:



REV
A



LAYER
SOLDER SIDE

DATE:

ALL UNITS ARE IN 0.001"



MAX5861 EVKIT

P/N:

REV
A



LAYER
SILKSCREEN BOTTOM

DATE: ALL UNITS ARE IN 0.001"

