

80V, 0.5A Three Phase Driver

November 1996

# Features

- Independently Drives 6 N-Channel MOSFETs in Three Phase Bridge Configuration
- Bootstrap Supply Max Voltage to 95VDC
- Bias Supply Operation from 7V to 15V
- 1.25A Peak Turn-Off Current
- User-Programmable Dead Time (0.25μs to 4.5μs)
- **Charge-Pump and Bootstrap Maintain Upper Bias** Supplies
- Programmable Bootstrap Refresh Time
- · Drives 1000pF Load with Typical Rise Time of 20ns and Fall Time of 10ns
- DIS (Disable) Overrides Input Control
- Input Logic Thresholds Compatible with 5V to 15V Logic Levels

**HIP4086** 

(PDIP. SOIC) TOP VIEW

- **Dead Time Disable Capability**
- Programmable Undervoltage Set Point

## Applications

- Brushless Motors
- AC Motor Drives

Pinout

Switched Reluctance Motor Drives

BHB 1

BHI 2

AHI 5

3 ALI

4

8

BLI

VSS

RDEL UVLO

RFSH 9

CLI 11 **CHI** 12

DIS 10

• Battery Powered Vehicles


# Description

The HIP4086 is a Three Phase Bridge N-Channel MOSFET driver IC. The HIP4086 is specifically targeted for PWM motor control. It makes bridge based designs simple and flexible. Like the HIP4081, the HIP4086 has a flexible input protocol for driving every possible switch combination. Unlike the HIP4081, the user can override the shoot-through protection for switched reluctance applications. The HIP4086 has reduced drive current compared to the HIP4081 (0.5A vs 2.5A) and a much wider range of programmable dead times (0.25us to 4.5us) - like the HIP4082. The HIP4086 is suitable for applications requiring DC to 100kHz. Unlike the previous family members, the HIP4086 has a programmable undervoltage set point.

Also refer to the HIP4083, three phase upper only MOSFET driver, for a lower current solution optimized for smaller motors.

# **Ordering Information**

PART NUMBER	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE	PKG. NO.
HIP4086AB	-40 to 125	24 Pin SOIC	M24.3
HIP4086AP	-40 to 125	24 Pin PDIP	E24.3



CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright C Harris Corporation 1996

24 BHO

22

21

19 CLO 18 AHS

17 АНО

16 AHB

15 CHS 14 сно


13 СНВ

BHS 23 BLO

ALO


20 V<sub>DD</sub>

#### 1



NOTE: X signifies that input can be either a "1" or "0".

# Typical Application (PWM Mode Switching)



# Pin Descriptions

PIN NUMBER	SYMBOL	DESCRIPTION
17 1 13	AHB BHB CHB (xHB)	High-Side Bootstrap supplies. One external bootstrap diode and one capacitor are required for each Connect cathode of bootstrap diode and positive side of bootstrap capacitor to each xHB pin.
5 2 12	AHI BHI CHI (XHI)	High-Side Logic Level Inputs. Logic at these three pins controls the three high side output drivers, AHC (Pin 17), BHO (Pin 24) and CHO (Pin 14). When $\overline{xHI}$ is low, xHO is high. When $\overline{xHI}$ is high, xHO is low Unless the dead time is disabled by connecting RDEL (Pin 7) to ground, the low side input of each phas will override the corresponding high side input on that phase - see Truth Table on previous page. If RDE is tied to ground, dead time is disabled and the outputs follow the inputs. Care must be taken to avoi shoot-through in this application. DIS (Pin 10) also overrides the high side inputs. $\overline{xHI}$ can be driven b signal levels of 0V to 15V (no greater than $V_{DD}$ ). An internal 100µA pull-up to $V_{DD}$ will hold each $\overline{xHI}$ high if the pins are not driven.
4 3 11	ALI BLI CLI (xLI)	Low-Side Logic Level Inputs. Logic at these three pins controls the three low side output drivers ALO (Pii 21), BLO (Pin 22) and CLO (Pin 19). If the upper inputs are grounded then the lower inputs control bot xLO and xHO drivers, with the dead time set by the resistor at RDEL (Pin 7). DIS (Pin 10) high level input overrides xLI, forcing all outputs low. xLI can be driven by signal levels of 0V to 15V (no greater that $V_{DD}$ ). An internal 100µA pull-up to $V_{DD}$ will hold xLI high if these pins are not driven.
6	V <sub>SS</sub>	Ground. Connect the sources of the Low-Side power MOSFETs to this pin.
7	RDEL	Dead Time Setting. Connect a resistor from this pin to V <sub>DD</sub> to set timing current that defines the deat time between drivers - see Figure 17. All drivers turn-off with no adjustable delay, so the RDEL resistor guarantees no shoot-through by delaying the turn-on of all drivers. When RDEL is tied to V <sub>SS</sub> , both upper and lowers can be commanded on simultaneously. While not necessary in most applications, a decoupling capacitor of $0.1 \mu$ F or smaller may be connected between RDEL and V <sub>SS</sub> .
8	UVLO	Undervoltage Setting. A resistor can be connected between this pin and $V_{SS}$ to program the undervoltage set point, see Figure 18. With this pin not connected, the undervoltage disable is typically 6.6V. When this pin is tied to $V_{DD}$ , the undervoltage disable is typically 6.2V.
9	RFSH	Refresh Pulse Setting. An external capacitor can be connected from this pin to $V_{SS}$ to increase the length of the start up refresh pulse - see Figure 16. If this pin is not connected, the refresh pulse is typically 1.5 $\mu$ s.
10	DIS	Disable Input. Logic level input that when taken high sets all six outputs low. DIS high overrides all other inputs. With DIS low, the outputs are controlled by the other inputs. DIS can be driven by signal levels of 0V to 15V (no greater than $V_{DD}$ ). An internal 100µA pull-up to $V_{DD}$ will hold DIS high if this pin is no driven.
17 24 14	AHO BHO CHO (xHO)	High-Side Outputs. Connect to the gates of the High-Side power MOSFETs in each phase.
15 23 15	AHS BHS CHS (xHS)	High-Side Source Connection. Connect the sources of the High-Side power MOSFETs to these pins The negative side of the bootstrap capacitors should also be connected to these pins.
20	V <sub>DD</sub>	Positive Supply. Decouple this pin to $V_{SS}$ (Pin 6).
21 22 19	ALO BLO CLO (xLO)	Low-Side Outputs. Connect the gates of the Low-Side power MOSFETs to these pins.

NOTE: x = A, B and C.

## **Absolute Maximum Ratings**

Supply Voltage, V <sub>DD</sub>
Logic I/O Voltages0.3V to V <sub>DD</sub> +0.3V
Voltage on xHS6V (Transient) to 85V (-40°C to 150°C)
Voltage on xHBV <sub>xHS</sub> -0.3V to V <sub>xHS</sub> +V <sub>DD</sub>
Voltage on xLO V <sub>SS</sub> -0.3V to V <sub>DD</sub> +0.3V
Voltage on xHO V <sub>xHS</sub> -0.3V to V <sub>xHB</sub> +0.3V
Phase Slew Rate

## **Thermal Information**

Thermal Resistance (Typical, Note 1)	θ <sub>JA</sub> ( <sup>o</sup> C/W)
SOIC Package	. 75
DIP Package	
Storage Temperature Range	-65 <sup>0</sup> C to 150 <sup>0</sup> C
Operating Max. Junction Temperature	150 <sup>0</sup> C
Lead Temperature (Soldering 10s)	
(SOIC - Lead Tips Only)	

## **Operating Conditions**

Supply Voltage, V <sub>DD</sub>	+7V to +15V
Voltage on xHB	.V <sub>xHS</sub> + V <sub>DD</sub>
Voltage on xHS	0V to 80V

Operating Ambient Temperature Range  $\ldots \ldots .-40^oC$  to  $125^oC$  Operating Junction Temperature Range  $\ldots \ldots .-40^oC$  to  $150^oC$ 

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## NOTES:

1.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

2. All voltages are relative to  $\mathsf{V}_{SS}$  unless otherwise specified.


3. x = A, B and C. For example, xHS refers to AHS, BHS and CHS.

 $\label{eq:expectations} Electrical Specifications \quad V_{DD} = V_{xHB} = 12V, \ V_{SS} = V_{xHS} = 0V, \ R_{DEL} = 20K, \ R_{UV} = \infty, \ \text{Gate Capacitance}(C_{GATE}) = 1000 \text{pF}$ 

		1	T <sub>J</sub> = 25 <sup>o</sup> C		T <sub>J</sub> = -40 <sup>o</sup> C TO 150 <sup>o</sup> C		
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	MAX	
SUPPLY CURRENTS AND UNDER VOL	TAGE PROTECTION						
V <sub>DD</sub> Quiescent Current	$\overline{xHI} = 5V, xLI = 5V$	2.7	3.4	4.2	2.1	4.3	mA
V <sub>DD</sub> Operating Current	f = 20kHz, 50% Duty Cycle	6.3	8.25	10.5	5	11	mA
xHB On Quiescent Current	$\overline{xHI} = 0V$	-	40	80	-	100	μΑ
xHB Off Quiescent Current	$\overline{xHI} = V_{DD}$	0.6	0.8	1.3	0.5	1.4	mA
xHB Operating Current	f = 20kHz, 50% Duty Cycle	0.7	0.9	1.3	-	2.0	mA
Qpump Output Voltage	No Load	11.5	12.5	14	10.5	14.5	V
Qpump Output Current	$V_{xHS}$ = 12V, $V_{xHB}$ = 22V	50	100	130	-	140	μΑ
xHB, xHS Leakage Current	V <sub>xHS</sub> = 80V, V <sub>xHB</sub> = 93V	7	24	45	-	50	μΑ
V <sub>DD</sub> Rising Undervoltage Threshold	R <sub>UV</sub> open	6.2	7.1	8.0	6.1	8.1	V
V <sub>DD</sub> Falling Undervoltage Threshold	R <sub>UV</sub> open	5.75	6.6	7.5	5.6	7.6	V
Minimum Undervoltage Threshold	R <sub>UV</sub> = V <sub>DD</sub>	5	6.2	6.8	4.9	6.9	V
INPUT PINS: ALI, BLI, CLI, AHI, BHI, CH	II, AND DIS						
Low Level Input Voltage		-	-	1.0	-	0.8	V
High Level Input Voltage		2.5	-	-	2.7	-	V
Input Voltage Hysteresis		-	35	-	-	-	mV
Low Level Input Current	V <sub>IN</sub> = 0V	60	100	135	55	140	μΑ
High Level Input Current	V <sub>IN</sub> = 5V	-1	-	+1	-10	+10	μA
GATE DRIVER OUTPUT PINS: ALO, BL	O, CLO, AHO, BHO, AND CHO		-	-		-	-
Low Level Output Voltage (V <sub>OUT</sub> - V <sub>SS</sub> )	I <sub>SINKING</sub> = 30mA	-	100	-	-	200	mV
Peak Turn-On Current	V <sub>OUT</sub> = 0V	0.3	0.5	0.7	-	1.0	Α
Peak Turn-Off Current	V <sub>OUT</sub> = 12V	0.7	1.1	1.5	0.5	1.7	А

		-	T <sub>J</sub> = 25 <sup>o</sup> C		T <sub>J</sub> = -40 <sup>o</sup> C TO 150 <sup>o</sup> C		
PARAMETER	TEST CONDITIONS	MIN	ТҮР	МАХ	MIN	МАХ	UNITS
TURN-ON DELAY AND PROPAGATION DELA	Y						
Dead Time	R <sub>DEL</sub> = 100K	3.8	4.5	6	3	7	μs
	R <sub>DEL</sub> = 10K	0.38	0.5	0.65	0.3	0.7	μs
Dead Time Channel Matching	R <sub>DEL</sub> = 10K	-	7	15	-	20	%
Lower Turn-Off Propagation Delay (xLI-xLO)	No Load	-	30	45	-	65	ns
Upper Turn-Off Propagation Delay (xHI-xHO)	No Load	-	75	90	-	100	ns
Lower Turn-On Propagation Delay (xLI-xLO)	No Load	-	45	75	-	90	ns
Upper Turn-On Propagation Delay (xHI-xHO)	No Load	-	65	90	-	100	ns
Rise Time	C <sub>GATE</sub> = 1000pF	-	20	40	-	50	ns
Fall Time	C <sub>GATE</sub> = 1000pF	-	10	20	-	25	ns
Disable Turn-Off Propagation Delay (DIS - Lower Outputs)		-	55	80	-	90	ns
Disable Turn-Off Propagation Delay (DIS - Upper Outputs)		-	80	90	-	100	ns
Disable to Lower Turn-On Propagation Delay (DIS - xLO)		-	55	80	-	100	ns
Disable to Upper Enable (DIS - xHO)	R <sub>DEL</sub> = 10K, C <sub>RFSH</sub> Open	-	2.0	-	-	-	μs
Refresh Pulse Width (xLO)	C <sub>RFSH</sub> Open	-	1.5	-	-	- I	μs


HIP4086





NOTES:

4. X means any "A", "B", or "C" phase.


 With RDEL resistor tied to V<sub>DD</sub>, lowers and uppers cannot be turned on at the same time. Low side logic overrides high side logic unless RDEL < 100mV.</li>







# Dual-In-Line Plastic Packages (PDIP)



## NOTES:

- 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- 6. E and e<sub>A</sub> are measured with the leads constrained to be perpendicular to datum -C-.
- 7.  $e_B$  and  $e_C$  are measured at the lead tips with the leads unconstrained.  $e_C$  must be zero or greater.
- 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).


# E24.3 (JEDEC MS-001-AF ISSUE D)

24 LEAD N	ARROW BODI	DUAL-IN-	LINE PLA	ASTIC PAG	KAGE
					1

	INC	HES	MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8
С	0.008	0.014	0.204	0.355	-
D	1.230	1.280	31.24	32.51	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100	BSC	2.54	BSC	-
e <sub>A</sub>	0.300	BSC	7.62 BSC		6
е <sub>В</sub>	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
Ν	2	4	2	4	9

Rev. 0 12/93

# Small Outline Plastic Packages (SOIC)



#### NOTES:

- 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

## All Harris Semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

## Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call 1-800-4-HARRIS

## NORTH AMERICA

Harris Semiconductor P. O. Box 883, Mail Stop 53-210 Melbourne, FL 32902 TEL: 1-800-442-7747 (407) 729-4984 FAX: (407) 729-5321

## EUROPE

Harris Semiconductor Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05



#### M24.3 (JEDEC MS-013-AD ISSUE C) 24 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

	INC	HES	MILLIN		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.0926	0.1043	2.35	2.65	-
A1	0.0040	0.0118	0.10	0.30	-
В	0.013	0.020	0.33	0.51	9
С	0.0091	0.0125	0.23	0.32	-
D	0.5985	0.6141	15.20	15.60	3
E	0.2914	0.2992	7.40	7.60	4
е	0.05	BSC	1.27	BSC	-
Н	0.394	0.419	10.00	10.65	-
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	2	4	24		7
α	0 <sup>0</sup>	8 <sup>0</sup>	0 <sup>0</sup>	8 <sup>0</sup>	-

Rev. 0 12/93

ASIA Harris Semiconductor PTE Ltd. No. 1 Tannery Road Cencon 1, #09-01 Singapore 1334 TEL: (65) 748-4200 FAX: (65) 748-0400