


## Silicon Carbide MOSFET N-Channel Enhancement Mode

 $V_{DS}$  = 1200 V  $R_{DS(ON)(Typ.)}$  = 30 mΩ  $I_{D}$  (Tc = 100°C) = 68 A

#### **Features**

- G3R<sup>™</sup> Technology +15 V / -5 V Gate Drive
- Superior Q<sub>G</sub> x R<sub>DS(ON)</sub> Figure of Merit
- Low Capacitances and Low Gate Charge
- Normally-Off Stable Operation up to 175°C
- Fast and Reliable Body Diode
- High Avalanche and Short Circuit Ruggedness
- Low Conduction Losses at High Temperatures
- Optimized Package with Separate Driver Source Pin



## **Advantages**

- Increased Power Density for Compact System
- High Frequency Switching
- Reduced Losses for Higher System Efficiency
- Minimized Gate Ringing
- Improved Thermal Capability
- Superior Cost-Performance Index
- Ease of Paralleing without Thermal Runaway
- Simple to Drive

## **Applications**

- Solar Inverters
- Motor Drives
- EV Charging
- High Voltage DC-DC Converters
- Switched Mode Power Supplies
- UPS
- Smart Grid Transmission and Distribution
- Induction Heating and Welding

<b>Absolute Maximum Ratings</b> (At T <sub>C</sub> = 25°C Unless Otherwise Stated)							
Parameter	Symbol	Conditions	Values	Unit	Note		
Drain-Source Voltage	$V_{DS(max)}$	$V_{GS}$ = 0 V, $I_D$ = 100 $\mu A$	1200	٧			
Gate-Source Voltage (Dynamic)	$V_{GS(max)}$		-10 / +20	٧			
Gate-Source Voltage (Static)	$V_{GS(op)}$	Recommended Operation	-5 / +15	٧			
		$T_C = 25^{\circ}C$ , $V_{GS} = -5 / +15 V$	96				
Continuous Forward Current	$I_{D}$	$T_C = 100$ °C, $V_{GS} = -5 / +15 V$	68	Α	Fig. 15		
		$T_C = 135$ °C, $V_{GS} = -5 / +15 V$	50		1 lg. 13		
Pulsed Drain Current	$I_{D(pulse)}$	$t_P \le 10 \mu s, D \le 1\%, Note 1$	200	Α	Fig. 14		
Power Dissipation	$P_D$	T <sub>c</sub> = 25°C	459	W	Fig. 16		
Operating and Storage Temperature	$T_j$ , $T_{stg}$		-55 to 175	°C			

Thermal/Package Characteristics								
Symbol	Conditions	Values			Heis	Note		
		Min.	Тур.	Max.	- Unit	Note		
$R_{thJC}$			0.26	0.33	°C/W	Fig. 13		
WT			1.45		g			
	Symbol R <sub>thJC</sub>	Symbol Conditions	Symbol Conditions Min.	$\begin{tabular}{c} Symbol & Conditions & \hline \hline & Values \\ \hline Min. & Typ. \\ \hline R_{thJC} & 0.26 \\ \hline \end{tabular}$	$\begin{tabular}{l lllllllllllllllllllllllllllllllllll$	$\begin{tabular}{l lllllllllllllllllllllllllllllllllll$		

Note 1: Pulse Width  $t_P$  Limited by  $T_{i(max)}$ 





#### Electrical Characteristics (At T<sub>C</sub> = 25°C Unless Otherwise Stated) **Values** Parameter **Symbol Conditions** Unit Note Min. Max. Typ. $V_{GS} = 0 \text{ V, } I_D = 100 \mu\text{A}$ 1200 ٧ **Drain-Source Breakdown Voltage** $\nu_{\text{\tiny DSS}}$ Zero Gate Voltage Drain Current $V_{DS} = 1200 \text{ V, } V_{GS} = 0 \text{ V}$ 1 μΑ IDSS $V_{DS} = 0 V, V_{GS} = 20 V$ 100 Gate Source Leakage Current nΑ $I_{\text{GSS}}$ $V_{DS} = 0 V, V_{GS} = -10 V$ -100 $V_{DS} = V_{GS}$ , $I_{D} = 12.0 \text{ mA}$ 2.69 Gate Threshold Voltage $V_{GS(th)}$ ٧ Fig. 9 $V_{DS} = V_{GS}$ , $I_D = 12.0$ mA, $T_j = 175$ °C 2.05 $V_{DS} = 10 \text{ V, } I_{D} = 50 \text{ A}$ 20.7 S Transconductance Fig. 4 $g_{\text{fs}} \\$ $V_{DS} = 10 \text{ V, } I_{D} = 50 \text{ A, } T_{j} = 175^{\circ}\text{C}$ 23.2 $V_{GS} = 15 \text{ V, } I_{D} = 50 \text{ A}$ 30 36 Drain-Source On-State Resistance $m\Omega$ Fig. 5-8 R<sub>DS(ON)</sub> $V_{GS} = 15 \text{ V, } I_D = 50 \text{ A, } T_i = 175^{\circ}\text{C}$ 41 Input Capacitance $C_{\text{iss}}$ 3901 151 **Output Capacitance** $C_{oss}$ pF Fig. 11 $V_{DS} = 800 \text{ V, } V_{GS} = 0 \text{ V}$ Reverse Transfer Capacitance 23.9 $C_{rss}$ f = 1 MHz, $V_{AC} = 25mV$ Coss Stored Energy $E_{oss} \\$ 60 μJ Fig. 12 Coss Stored Charge 214 nC $Q_{\text{oss}}$ **Gate-Source Charge** 45 $Q_{gs}$ $V_{DS}$ = 800 V, $V_{GS}$ = -5 / +15 V Gate-Drain Charge $Q_{\text{gd}} \\$ 72 $I_D = 50 A$ nC Fig. 10 Per IEC607478-4 **Total Gate Charge** 155 $Q_g$ Internal Gate Resistance $R_{G(int)}$ $f = 1 MHz, V_{AC} = 25 mV$ 1.7 Ω

Reverse Diode Characteristics							
Parameter	Symbol	Conditions	Values			Unit	Note
			Min.	Тур.	Max.	Oilit	Note
Diode Forward Voltage	$V_{\text{SD}}$	$V_{GS} = -5 \text{ V, } I_{SD} = 25 \text{ A}$		4.9		V	Fig.
		$V_{GS} = -5 \text{ V, } I_{SD} = 25 \text{ A, } T_j = 175^{\circ}\text{C}$		4.4		V	17-18
Continuous Diode Forward Current	Is	$V_{GS} = -5 \text{ V, } T_c = 100^{\circ}\text{C}$	41			Α	
Diode Pulse Current	I <sub>S(pulse)</sub>	V <sub>GS</sub> = -5 V, Note 1		164		Α	



Figure 1: Output Characteristics (T<sub>i</sub> = 25°C)





Figure 2: Output Characteristics (T<sub>i</sub> = 175°C)



 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \ \mu s$ 

Figure 3: Output Characteristics (VGS = 15 V)






Figure 4: Transfer Characteristics (V<sub>DS</sub> = 10 V)











 $R_{DS(ON)} = f(T_i, V_{GS}); t_P = 250 \mu s; I_D = 50 A$ 

Figure 6: On-State Resistance v/s Drain Current




 $R_{DS(ON)} = f(T_j, I_D); t_P = 250 \mu s; V_{GS} = 15 V$ 

Figure 7: Normalized On-State Resistance v/s Temperature



 $R_{DS(ON)} = f(T_i); t_P = 250 \mu s; I_D = 50 A; V_{GS} = 15 V$ 


Figure 8: On-State Resistance v/s Gate Voltage



 $R_{DS(ON)} = f(T_j, V_{GS}); t_P = 250 \ \mu s; I_D = 50 \ A$ 








 $V_{GS(th)}$  =  $f(T_j)$ ;  $V_{DS}$  =  $V_{GS}$ ;  $I_D$  = 12.0 mA

Figure 10: Gate Charge Characteristics



 $I_D = 50 \text{ A}$ ;  $V_{DS} = 800 \text{ V}$ ;  $T_c = 25^{\circ}\text{C}$ 

Figure 11: Capacitance v/s Drain-Source Voltage






Figure 12: Output Capacitor Stored Energy










 $Z_{th,jc} = f(t_P,D); D = t_P/T$ 

Figure 14: Safe Operating Area ( $T_c = 25$ °C)



 $I_D = f(V_{DS}, t_P); T_j \le 175^{\circ}C; D = 0$ 

Figure 15: Current De-rating Curve




Figure 16: Power De-rating Curve








Figure 17: Body Diode Characteristics (T<sub>j</sub> = 25°C)




 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu s$ 

Figure 18: Body Diode Characteristics (T<sub>i</sub> = 175°C)




 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu s$ 

Figure 19: Third Quadrant Characteristics (T<sub>j</sub> = 25°C)




 $I_D$  =  $f(V_{DS}, V_{GS})$ ;  $t_P$  = 250  $\mu s$ 

Figure 20: Third Quadrant Characteristics (T<sub>j</sub> = 175°C)







#### NOTE

- 1. CONTROLLED DIMENSION IS INCH. DIMENSION IN BRACKET IS MILLIMETER.
- 2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS.





## Compliance

#### **RoHS Compliance**

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS 2), as adopted by EU member states on January 2, 2013 and amended on March 31, 2015 by EU Directive 2015/863. RoHS Declarations for this product can be obtained from your GeneSiC representative.

#### **REACH Compliance**

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a GeneSiC representative to insure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.

#### Disclaimer

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice. GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.

#### **Related Links**

SPICE Models: https://www.genesicsemi.com/sic-mosfet/G3R30MT12J/G3R30MT12J\_SPICE.zip
 PLECS Models: https://www.genesicsemi.com/sic-mosfet/G3R30MT12J/G3R30MT12J\_PLECS.zip
 CAD Models: https://www.genesicsemi.com/sic-mosfet/G3R30MT12J/G3R30MT12J\_3D.zip

Gate Driver Reference: https://www.genesicsemi.com/technical-support
 Evaluation Boards: https://www.genesicsemi.com/technical-support

Reliability: https://www.genesicsemi.com/reliability
 Compliance: https://www.genesicsemi.com/compliance
 Quality Manual: https://www.genesicsemi.com/quality

## **Revision History**

Date	Revision	Comments	Supersedes
Aug. 25, 2020	Rev 2	Recommended Gate Voltage Changed from +20 V/-5 V to +15 V/-5 V	Rev 1
Jun. 2, 2020	Rev 1	Initial Release	



www.genesicsemi.com/sic-mosfet/

