TH72016

433MHz FSK/ASK Transmitter

Features

- Fully integrated PLL-stabilized VCO
- Frequency range from 380 MHz to 450 MHz
- Single-ended RF output
- FSK through crystal pulling allows modulation from DC to 40 kbit/s
- High FSK deviation possible for wideband data transmission
- ASK achieved by on/off keying of internal power amplifier up to 40 kbit/s
- Wide power supply range from 1.95 V to 5.5 V
- Very low standby current
- Microcontroller clock output
- On-chip low voltage detector
- High over-all frequency accuracy
- FSK deviation and center frequency independently adjustable
- Adjustable output power range from -12 dBm to +10 dBm
- Adjustable current consumption from 3.8 mA to 11.0 mA
- Conforms to EN 300 220 and similar standards
- 10-pin Quad Flat No-Lead Package (QFN)

Ordering Information

Part Number	*Temperature Code*	*Package Code*	*Delivery Form*
TH72016	K (-40 °C to 125 °C)	LD (10L QFN 3x3 Dual)	121 pc/tube 5000 pc/T&R

Application Examples

- General digital data transmission
- Tire Pressure Monitoring Systems (TPMS)
- Remote Keyless Entry (RKE)
- Wireless access control
- Alarm and security systems
- Garage door openers
- Remote Controls
- Home and building automation
- Low-power telemetry systems

Pin Description



General Description

The TH72016 FSK/ASK transmitter IC is designed for applications in the European 433 MHz industrial-scientific-medical (ISM) band, according to the EN 300 220 telecommunications standard; but it can also be used in other countries with similar standards, e.g. FCC part 15.231.
The transmitter's carrier frequency f_c is determined by the frequency of the reference crystal f_{ref}. The integrated PLL synthesizer ensures that carrier frequencies, ranging from 380 MHz to 450 MHz, can be achieved. This is done by using a crystal with a reference frequency according to: $f_{ref} = f_c/N$, where N = 32 is the PLL feedback divider ratio.
A clock signal with selectable frequency is provided. It can be used to drive a microcontroller.

Document Content

1 Theory of Operation

1.1 General

As depicted in Fig.1, the TH72016 transmitter consists of a fully integrated voltage-controlled oscillator (VCO), a divide-by-32 divider (div32), a phase-frequency detector (PFD) and a charge pump (CP). An internal loop filter determines the dynamic behavior of the PLL and suppresses reference spurious signals. A Colpitts crystal oscillator (XOSC) is used as the reference oscillator of a phase-locked loop (PLL) synthesizer. The VCO's output signal feeds the power amplifier (PA). The RF signal power P_{out} can be adjusted in four steps from P_{out} = –12 dBm to +10 dBm, either by changing the value of resistor RPS or by varying the voltage V_{PS} at pin PSEL. The open-collector output (OUT) can be used either to directly drive a loop antenna or to be matched to a 50Ohm load. Bandgap biasing ensures stable operation of the IC at a power supply range of 1.95 V to 5.5 V.

1.2 Block Diagram



Fig. 1: Block diagram with external components

2 Functional Description

2.1 Crystal Oscillator

A Colpitts crystal oscillator with integrated functional capacitors is used as the reference oscillator for the PLL synthesizer. The equivalent input capacitance CRO offered by the crystal oscillator input pin ROI is about 18pF. The crystal oscillator is provided with an amplitude control loop in order to have a very stable frequency over the specified supply voltage and temperature range in combination with a short start-up time.

2.2 FSK Modulation

FSK modulation can be achieved by pulling the crystal oscillator frequency. A CMOS-compatible data stream applied at the pin FSKDTA digitally modulates the XOSC via an integrated NMOS switch. Two external pulling capacitors CX1 and CX2 allow the FSK deviation Δf and the center frequency f_c to be adjusted independently. At FSKDTA = 0, CX2 is connected in parallel to CX1 leading to the low-frequency component of the FSK spectrum (f_{min}); while at FSKDTA = 1, CX2 is deactivated and the XOSC is set to its high frequency f_{max}.
An external reference signal can be directly AC-coupled to the reference oscillator input pin ROI. Then the transmitter is used without a crystal. Now the reference signal sets the carrier frequency and may also contain the FSK (or FM) modulation.

Fig. 2: Crystal pulling circuitry



FSKDTA	Description
0	$f_{min}= f_c - \Delta f$ (FSK switch is closed)
1	$f_{max}= f_c + \Delta f$ (FSK switch is open)

2.3 Crystal Pulling

A crystal is tuned by the manufacturer to the required oscillation frequency f_0 at a given load capacitance CL and within the specified calibration tolerance. The only way to pull the oscillation frequency is to vary the effective load capacitance CL_{eff} seen by the crystal.
Figure 3 shows the oscillation frequency of a crystal as a function of the effective load capacitance. This capacitance changes in accordance with the logic level of FSKDTA around the specified load capacitance. The figure illustrates the relationship between the external pulling capacitors and the frequency deviation.
It can also be seen that the pulling sensitivity increases with the reduction of CL. Therefore, applications with a high frequency deviation require a low load capacitance. For narrow band FSK applications, a higher load capacitance could be chosen in order to reduce the frequency drift caused by the tolerances of the chip and the external pulling capacitors.



Fig. 3: Crystal pulling characteristic

For ASK applications CX2 can be omitted. Then CX1 has to be adjusted for center frequency.

2.4 ASK Modulation

The TH72016 can be ASK-modulated by applying data directly at pin PSEL. This turns the PA on and off which leads to an ASK signal at the output.

2.5 Output Power Selection

The transmitter is provided with an output power selection feature. There are four predefined output power steps and one off-step accessible via the power selection pin PSEL. A digital power step adjustment was chosen because of its high accuracy and stability. The number of steps and the step sizes as well as the corresponding power levels are selected to cover a wide spectrum of different applications.

The implementation of the output power control logic is shown in figure 4. There are two matched current sources with an amount of about 8 µA. One current source is directly applied to the PSEL pin. The other current source is used for the generation of reference voltages with a resistor ladder. These reference voltages are defining the thresholds between the power steps. The four comparators deliver thermometer-coded control signals depending on the voltage level at the pin PSEL. In order to have a certain amount of ripple tolerance in a noisy environment the comparators are provided with a little hysteresis of about 20 mV. With these control signals, weighted current sources of the power amplifier are switched on or off to set the desired output power level (Digitally Controlled Current Source). The LOCK signal and the output of the low voltage detector are gating this current source.



Fig. 4: Block diagram of output power control circuitry

There are two ways to select the desired output power step. First by applying a DC voltage at the pin PSEL, then this voltage directly selects the desired output power step. This kind of power selection can be used if the transmission power must be changed during operation. For a fixed-power application a resistor can be used which is connected from the PSEL pin to ground. The voltage drop across this resistor selects the desired output power level. For fixed-power applications at the highest power step this resistor can be omitted. The pin PSEL is in a high impedance state during the “TX standby” mode.

2.6 Lock Detection

The lock detection circuitry turns on the power amplifier only after PLL lock. This prevents from unwanted emission of the transmitter if the PLL is unlocked.

2.7 Low Voltage Detection

The supply voltage is sensed by a low voltage detect circuitry. The power amplifier is turned off if the supply voltage drops below a value of about 1.85 V. This is done in order to prevent unwanted emission of the transmitter if the supply voltage is too low.

2.8 Mode Control Logic

The mode control logic allows two different modes of operation as listed in the following table. The mode control pin EN is pulled-down internally. This guarantees that the whole circuit is shut down if this pin is left floating.

EN	Mode	Description
0	TX standby	TX disabled
1	TX active CKOUT active	TX / CKOUT enabled

2.9 Clock Output

The clock output CKOUT is CMOS-compatible and can be used to drive a microcontroller. The frequency of the clock can be changed by the clock divider control signal CKDIV, that can be selected according to the following table. A capacitor at pin CKOUT can be used to control the clock voltage swing and the spurious emission.

CKDIV	Clock divider ratio	Clock frequency / fc=433.92MHz
0	4	3.39MHz
1	16	848kHz

2.10 Timing Diagrams

After enabling the transmitter by the EN signal, the power amplifier remains inactive for the time t_{on}, the transmitter start-up time. The crystal oscillator starts oscillation and the PLL locks to the desired output frequency within the time duration t_{on}. After successful PLL lock, the LOCK signal turns on the power amplifier, and then the RF carrier can be FSK or ASK modulated.



Fig. 5: Timing diagrams for FSK and ASK modulation

3 Pin Definition and Description

Pin No.	Name	I/O Type	Functional Schematic	Description
1	FSKDTA	input		FSK data input, CMOS compatible with internal pull-up circuit TX standby: no pull-up TX active: pull-up
2	FSKSW	analog I/O		XOSC FSK pulling pin, MOS switch
3	ROI	analog I/O		XOSC connection to XTAL, Colpitts type crystal oscillator
4	EN	input		mode control input, CMOS-compatible with internal pull-down circuit
5	CKOUT	output		clock output, CMOS-compatible
6	PSEL	analog I/O		power select input, high-impedance comparator logic TX standby: I_{PSEL} = 0 TX active: I_{PSEL} = 8µA
7	CKDIV	input		clock divider control input, CMOS compatible with internal pull-down circuit TX standby: no pull-down TX active: pull-down
8	OUT	output		power amplifier output, open collector
9	VEE	ground		negative power supply
10	VCC	supply		positive power supply

4 Electrical Characteristics

4.1 Absolute Maximum Ratings

Parameter	Symbol	Condition	Min	Max	Unit
Supply voltage	V_{CC}		0	7.0	V
Input voltage	V_{IN}		-0.3	V_{CC}+0.3	V
Storage temperature	T_{STG}		-65	150	°C
Junction temperature	T_J			150	°C
Thermal Resistance	R_{thJA}			49	K/W
Power dissipation	P_{diss}			0.12	W
Electrostatic discharge	V_{ESD}	human body model (HBM) according to CDF-AEC-Q100-002	±2.0		kV

4.2 Normal Operating Conditions

Parameter	Symbol	Condition	Min	Max	Unit
Supply voltage	V_{CC}		1.95	5.5	V
Operating temperature	T_A		-40	125	°C
Input low voltage CMOS	V_{IL}	EN, FSKDTA		0.3*V_{CC}	V
Input high voltage CMOS	V_{IH}	EN, FSKDTA	0.7*V_{CC}		V
XOSC frequency	f_{ref}	set by the crystal	11.9	14	MHz
VCO frequency	f_c	$f_c = 32 \bullet f_{ref}$	380	450	MHz
Clock frequency	f_{CLK}	CKDIV=0, $f_{CLK} = f_{ref} / 4$	3	3.5	MHz
		CKDIV=1, $f_{CLK} = f_{ref} / 16$	750	875	kHz
FSK deviation	Δf	depending on CX1, CX2 and crystal parameters	±2.5	±40	kHz
FSK Data rate	R	NRZ		40	kbit/s
ASK Data rate	R	NRZ		40	kbit/s

4.3 Crystal Parameters

Parameter	Symbol	Condition	Min	Max	Unit
Crystal frequency	f_0	fundamental mode, AT	11.9	14	MHz
Load capacitance	C_L		10	15	pF
Static capacitance	C_0			7	pF
Series resistance	R_1			70	Ω
Spurious response	a_{spur}	only required for FSK		-10	dB

4.4 DC Characteristics

all parameters under normal operating conditions, unless otherwise stated;
typical values at T_A = 23 °C and V_{CC} = 3 V

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Operating Currents						
Standby current	I_{SBY}	EN=0, T_A=85°C		0.2	200	nA
		EN=0, T_A=125°C			4	µA
Supply current in power step 0	I_{CC0}	EN=1	1.5	2.9	5.0	mA
Supply current in power step 1	I_{CC1}	EN=1	2.1	3.8	6.0	mA
Supply current in power step 2	I_{CC2}	EN=1	3.0	5.0	7.5	mA
Supply current in power step 3	I_{CC3}	EN=1	4.5	6.9	9.5	mA
Supply current in power step 4	I_{CC4}	EN=1	7.3	11.0	14.5	mA
Digital Pin Characteristics						
Input low voltage CMOS	V_{IL}	EN, FSKDTA	-0.3		0.3*V_{cc}	V
Input high voltage CMOS	V_{IH}	EN, FSKDTA	0.7*V_{CC}		V_{CC}+0.3	V
Pull down current, EN	I_{PDEN}	EN=1	0.2	4.0	40	µA
Low level input current, EN	I_{INLEN}	EN=0			0.02	µA
High level input current, FSKDTA	I_{INHDTA}	FSKDTA=1			0.02	µA
Pull up current FSKDTA active mode	I_{PUDTAa}	FSKDTA=0, EN=1	0.1	1.5	12	µA
Pull up current FSK standby mode	I_{PUDTAs}	FSKDTA=0, EN=0			0.02	µA
Low level input current CKDIV	$I_{INLCKDIV}$	CKDIV=0			0.02	µA
Pull-down current CKDIV active mode	$I_{PDCKDIVa}$	CKDIV=1, EN=1	0.1	1.5	12	µA
Pull-down current CKDIV standby mode	$I_{PDCKDIVs}$	CKDIV=1, EN=0			0.02	µA
FSK Switch Resistance						
MOS switch On resistance	R_{ON}	FSKDTA=0, EN=1		20	70	Ω
MOS switch Off resistance	R_{OFF}	FSKDTA=1, EN=1	1			MΩ
Power Select Characteristics						
Power select current	I_{PSEL}	EN=1	7.0	8.6	9.9	µA
Power select voltage step 0	V_{PS0}	EN=1			0.035	V
Power select voltage step 1	V_{PS1}	EN=1	0.14		0.24	V
Power select voltage step 2	V_{PS2}	EN=1	0.37		0.60	V
Power select voltage step 3	V_{PS3}	EN=1	0.78		1.29	V
Power select voltage step 4	V_{PS4}	EN=1	1.55			V
Low Voltage Detection Characteristic						
Low voltage detect threshold	V_{LVD}	EN=1	1.75	1.85	1.95	V

4.5 AC Characteristics

all parameters under normal operating conditions, unless otherwise stated;
typical values at T_A = 23 °C and V_{CC} = 3 V; test circuit shown in Fig. 6, f_c = 433.92 MHz

Parameter	Symbol	Condition	Min	Typ	Max	Unit
CW Spectrum Characteristics						
Output power in step 0 (Isolation in off-state)	P_{off}	EN=1			-70	dBm
Output power in step 1	P_1	EN=1	-13	-12	-10 [1)]	dBm
Output power in step 2	P_2	EN=1	-3.5	-3	-1.5 [1)]	dBm
Output power in step 3	P_3	EN=1	2	3	4.5 [1)]	dBm
Output power in step 4	P_4	EN=1	4.5	8	10 [1)]	dBm
Phase noise	$L(f_m)$	@ 200kHz offset		-88	-83	dBc/Hz
Spurious emissions according to EN 300 220-1 (2000.09) table 13	P_{spur}	47MHz< f <74MHz 87.5MHz< f <118MHz 174MHz< f <230MHz 470MHz< f <862MHz B=100kHz			-54	dBm
		f < 1GHz, B=100kHz			-36	dBm
		f > 1GHz, B=1MHz			-30	dBm
Clock output Characteristics						
Output low voltage CMOS	V_{OL}	depending on capacitor CCK and CKDIV			$0.3*V_{CC}$	V
Output high voltage CMOS	V_{OH}		$0.7*V_{CC}$			V
Start-up Parameters						
Start-up time	t_{on}	from standby to transmit mode		0.8	1.2	ms
Frequency Stability						
Frequency stability vs. supply voltage	df_{VCC}				±3	ppm
Frequency stability vs. temperature	df_{TA}	crystal at constant temperature			±10	ppm
Frequency stability vs. variation range of C_{RO}	df_{CRO}				±20	ppm

1) output matching network tuned for 5V supply

4.6 Output Power Steps – FSK Mode

Power step	0	1	2	3	4
RPS / kΩ	< 3	22	56	120	not connected

4.7 Output Power Steps – ASK Mode

typical values at TA = 23 °C and VCC = 3 V; test circuit shown in Fig. 6

Power step	1	2	3	4
RPS / kΩ	2.4	2.8	3.5	not connected
R1 / kΩ	36	14	7	0

V_{PSlow} = voltage across RPS if ASK_DTA at 0V
V_{PShigh} = voltage across RPS if ASK_DTA at Vcc



If the transmitter is operated at any supply voltage V_{cc}, the values for R1 and RPS can be calculated as follows:

$$R_1 = \frac{V_{CC} \cdot V_{PSlow}}{I_{PSEL} \cdot V_{PShigh}}$$

$$R_{PS} = R_1 \frac{V_{PShigh}}{V_{CC} - V_{PShigh}}$$

5 Test Circuit



Fig. 6: Test circuit for FSK and ASK with 50 Ω matching network

5.1 Test circuit component list to Fig. 6

Part	Size	Value @ 433.92 MHz	Tolerance	Description
CM1	0805	5.6pF	±5%	impedance matching capacitor
CM2	0805	10 pF	±5%	impedance matching capacitor
CM3	0805	82 pF	±5%	impedance matching capacitor
LM	0805	33 nH	±5%	impedance matching inductor, note 2
LT	0805	33 nH	±5%	output tank inductor, note 2
$CX1_{FSK}$	0805	10 pF	±5%	XOSC FSK capacitor (Δf = ±20 kHz), note 1
$CX1_{ASK}$	0805	18 pF	±5%	XOSC ASK capacitor, trimmed to f_C, note 1
CX2	0805	27 pF	±5%	XOSC capacitor (Δf = ±20 kHz), note 1 only needed for FSK
CCK	0805	18 pF / 180 pF	±5%	clock spur suppression capacitor, CKDIV 0 / 1
RPS	0805	see section 4.6	±5%	FSK or CW mode power-select resistor
R1	0805	see section 4.7	±5%	ASK power-select resistor, not used at FSK
CB0	1206	220 nF	±20%	de-coupling capacitor
CB1	0805	330 pF	±10%	de-coupling capacitor
XTAL	SMD 6x3.5	13.56000MHz	±30ppm cal. ±30ppm temp.	fundamental wave crystal, CL = 10 pF, C0, max = 5 pF, R1 = 50 Ω

Note 1: value depending on crystal parameters
Note 2: for high-power applications high-Q wire-wound inductors should be used

6 Package Description

The device TH72016 is RoHS compliant.



Fig. 7: 10L QFN 3x3 Dual

all Dimensions in mm										
	D	**E**	**D2**	**E2**	**A**	**A1**	**A3**	**L**	**e**	**b**
min	2.85	2.85	2.23	1.49	0.80	0	0.20	0.3	0.50	0.18
max	3.15	3.15	2.48	1.74	1.00	0.05		0.5		0.30
all Dimensions in inch										
min	0.112	0.112	0.0878	0.051	0.0315	0	0.0079	0.0118	0.0197	0.0071
max	0.124	0.124	0.0976	0.055	0.0393	0.002		0.0197		0.0118

6.1 Soldering Information

- The device TH72016 is qualified for MSL1 with soldering peak temperature 260 deg C according to JEDEC J-STD-20

6.2 Recommended PCB Footprints



all Dimensions in mm								
	Z	**G**	**$D2_{th}$**	**$E2_{th}$**	**X**	**Y**	**C_{PL}**	**e**
min	3.55	1.9	3.2	1.3	0.25	0.7	0.3	0.5
max	3.90	2.3	3.6	1.7	0.30	1.0	0.5	
all Dimensions in inch								
min	0.1398	0.0748	0.1260	0.0512	0.0098	0.0276	0.0591	0.0197
max	0.1535	0.0906	0.1417	0.0669	0.0118	0.0394	0.0197	

Fig. 8: PCB land pattern style

7 Reliability Information

This Melexis device is classified and qualified regarding soldering technology, solderability and moisture sensitivity level, as defined in this specification, according to following test methods:

Reflow Soldering SMD's (Surface Mount Devices)

- IPC/JEDEC J-STD-020
  "Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices (classification reflow profiles according to table 5-2)"

Wave Soldering SMD's (Surface Mount Devices)

- EN60749-20
  "Resistance of plastic- encapsulated SMD's to combined effect of moisture and soldering heat"

Solderability SMD's (Surface Mount Devices)

- EIA/JEDEC JESD22-B102
  "Solderability"

For all soldering technologies deviating from above mentioned standard conditions (regarding peak temperature, temperature gradient, temperature profile etc) additional classification and qualification tests have to be agreed upon with Melexis.

The application of Wave Soldering for SMD's is allowed only after consulting Melexis regarding assurance of adhesive strength between device and board.

8 ESD Precautions

Electronic semiconductor products are sensitive to Electro Static Discharge (ESD).
Always observe Electro Static Discharge control procedures whenever handling semiconductor products.

Your Notes

9 Disclaimer

1) The information included in this documentation is subject to Melexis intellectual and other property rights. Reproduction of information is permissible only if the information will not be altered and is accompanied by all associated conditions, limitations and notices.

2) Any use of the documentation without the prior written consent of Melexis other than the one set forth in clause 1 is an unfair and deceptive business practice. Melexis is not responsible or liable for such altered documentation.

3) The information furnished by Melexis in this documentation is provided 'as is'. Except as expressly warranted in any other applicable license agreement, Melexis disclaims all warranties either express, implied, statutory or otherwise including but not limited to the merchantability, fitness for a particular purpose, title and non-infringement with regard to the content of this documentation.

4) Notwithstanding the fact that Melexis endeavors to take care of the concept and content of this documentation, it may include technical or factual inaccuracies or typographical errors. Melexis disclaims any responsibility in connection herewith.

5) Melexis reserves the right to change the documentation, the specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with Melexis for current information.

6) Melexis shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interrupt of business or indirect, special incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the information in this documentation.

7) The product described in this documentation is intended for use in normal commercial applications. Applications requiring operation beyond ranges specified in this documentation, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by Melexis for each application.

8) Any supply of products by Melexis will be governed by the Melexis Terms of Sale, published on www.melexis.com.

For the latest version of this document, go to our website at:
www.melexis.com

Or for additional information contact Melexis Direct:

Europe, Africa:
Phone: +32 1367 0495
E-mail: sales_europe@melexis.com

Americas:
Phone: +1 603 223 2362
E-mail: sales_usa@melexis.com

Asia:
Phone: +32 1367 0495
E-mail: sales_asia@melexis.com

ISO/TS 16949 and ISO14001 Certified