
















UJ4SC075018L8S



Part Number	Package	Marking
UJ4SC075018L8S	MO-229	UJ4SC075018







750V-18m Ω SiC FET

Rev A, February 2023

Description

The UJ4SC075018L8S is a 750V, $18m\Omega$ G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows use of off-the-shelf gate drivers hence requiring minimal re-design when replacing Si IGBTs, Si superjunction devices or SiC MOSFETs. Available in the space-saving MO-229 package which enables automated assembly, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features

- On-resistance R_{DS(on)}: 18mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 128nC
- ◆ Low body diode V_{FSD}: 1.14V
- Low gate charge: Q_G = 37.8nC
- Threshold voltage V_{G(th)}: 4.8V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected, HBM class 2
- MO-229 package for faster switching, clean gate waveforms

Typical applications

- Solid state relays and circuit-breakers
- Line rectification and active-bridge rectification circuits in AC/DC front-ends
- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating















Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		750	V
Gate-source voltage	V_{GS}	DC	-20 to +20	V
Gate-source voltage		AC (f > 1Hz)	-25 to +25	٧
Continuous drain current ¹	I _D	T _C < 118°C	53	Α
Pulsed drain current ²	I _{DM}	T _C = 25°C	208	Α
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =3.6A	97.2	mJ
SiC FET dv/dt Ruggedness	dv/dt _{rug}	V _{DS} <500V	200	V/ns
Power dissipation	P_{tot}	T _C = 25°C	349	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T_J,T_STG		-55 to 175	°C
Reflow soldering temperature	T_{solder}	reflow MSL 1	260	°C

- 1. Limited by bondwires
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Offics
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.33	0.43	°C/W















Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions		Units		
Parameter			Min	Тур	Max	Units
Drain-source breakdown voltage	BV _{DS}	V_{GS} =0V, I_D =1mA	750			V
		V _{DS} =750V, V _{GS} =0V, T _J =25°C		1.3	45	
Total drain leakage current	I _{DSS}	V _{DS} =750V, V _{DS} =0V, T _J =175°C		20		- μΑ
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		4.7	20	μА
Drain-source on-resistance	R _{DS(on)}	V _{GS} =12V, I _D =50A, T _J =25°C		18	23	
		V _{GS} =12V, I _D =50A, T _J =125°C		29		mΩ
		V _{GS} =12V, I _D =50A, T _J =175°C		37		
Gate threshold voltage	$V_{G(th)}$	V_{DS} =5V, I_{D} =10mA	4	4.8	6	V
Gate resistance	R_{G}	f=1MHz, open drain		4.5		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		11		
			Min	Тур	Max	- Units
Diode continuous forward current ¹	I _S	T _C < 118°C			53	Α
Diode pulse current ²	I _{S,pulse}	T _C =25°C			208	Α
Forward voltage	V _{FSD}	V _{GS} =0V, I _S =20A, T _J =25°C		1.14	1.46	V
		V _{GS} =0V, I _S =20A, T _J =175°C		1.35		
Reverse recovery charge	Q _{rr}			128		nC
Reverse recovery time	t _{rr}			26.4		ns
Reverse recovery charge	Q_{rr}	V_{DS} =400V, I_{S} =50A, V_{GS} =-0V, R_{G} =50 Ω		138		nC
Reverse recovery time	t _{rr}	di/dt=1500A/μs, Τ _J =150°C		28		ns















Typical Performance - Dynamic

Parameter	Symbol	Test Conditions -	Value			Units
			Min	Тур	Max	Units
Input capacitance	C _{iss}	- V _{DS} =400V, V _{GS} =0V - f=100kHz		1414		
Output capacitance	C _{oss}			118		pF
Reverse transfer capacitance	C_{rss}			2		
Effective output capacitance, energy related	C _{oss(er)}	V _{DS} =0V to 400V, V _{GS} =0V		150		pF
Effective output capacitance, time related	C _{oss(tr)}	V_{DS} =0V to 400V, V_{GS} =0V		280		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =400V, V _{GS} =0V		12		μЈ
Total gate charge	Q_{G}	V _{DS} =400V, I _D =50A,		37.8		
Gate-drain charge	Q_{GD}	$V_{GS} = 0V \text{ to } 15V$		8		nC
Gate-source charge	Q_{GS}			11.8		
Turn-on delay time	$t_{d(on)}$	Note 4, V _{DS} =400V, I _D =50A,		13.6		- ns
Rise time	t _r	$V_{DS}=400V, I_{D}=30A,$ $Gate Driver = 0V to +15V,$ $Turn-on R_{G,EXT}=1\Omega,$ $Turn-off R_{G,EXT}=50\Omega$ $Inductive Load,$ $FWD: same device with$ $V_{GS}=0V, R_{G}=50\Omega,$		26.4		
Turn-off delay time	$t_{d(off)}$			134		
Fall time	t _f			18.4		
Turn-on energy	E _{ON}			234		
Turn-off energy	E _{OFF}			216		μЈ
Total switching energy	E _{TOTAL}	T _J =25°C		450		
Turn-on delay time	$t_{d(on)}$	Note 4,		13		
Rise time	t _r	V_{DS} =400V, I_{D} =50A, Gate Driver = 0V to +15V, Turn-on $R_{G,EXT}$ =1 Ω , Turn-off $R_{G,EXT}$ =50 Ω Inductive Load, FWD: same device with		31		ns
Turn-off delay time	$t_{d(off)}$			136		115
Fall time	t_f			18.4		
Turn-on energy	E _{ON}			272		
Turn-off energy	E _{OFF}	$V_{GS} = 0V$, $R_G = 50\Omega$,		258		μЈ
Total switching energy	E _{TOTAL}	T _J =150°C		530		

 $^{4.\,}Measured\,with\,the\,half-bridge\,mode\,switching\,test\,circuit\,in\,Figure\,23.$
















Typical Performance Diagrams







Figure 1. Typical output characteristics at $T_J = -55$ °C, tp Figure 2. Typical output characteristics at $T_J = 25$ °C, tp < < 250µs

250µs






Figure 3. Typical output characteristics at $T_J = 175$ °C, tp Figure 4. Normalized on-resistance vs. temperature at < 250µs

 V_{GS} = 12V and I_D = 50A



















Tj = -55°C Tj = 25°C Drain Current, I_D (A) Tj = 175°C Gate-Source Voltage, $V_{GS}(V)$

Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at $V_{DS} = 5V$






Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA

Figure 8. Typical gate charge at V_{DS} = 400V and I_{D} = 50A


















Figure 9. 3rd quadrant characteristics at T_J = -55°C




Figure 10. 3rd quadrant characteristics at $T_J = 25$ °C




Figure 11. 3rd quadrant characteristics at T_J = 175°C




Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$



















Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V

Figure 14. DC drain current derating




Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at $T_C = 25$ °C, D = 0, Parameter t_p




Figure 18. Reverse recovery charge Qrr vs. junction temperature at Vds = 400V





Figure 19. Clamped inductive switching energy vs. drain Figure 20. Clamped inductive switching turn-on energy current at V_{DS} = 400V and T_J = 25°C



vs. R_{G,EXT_ON} at V_{DS} = 400V and I_D = 50A


















600 500 Switching Energy (µJ) 400 Etot Eon **Eoff** 300 200 $V_{GS} = 15V/0V, R_{G_0N} = 10,$ $R_{G OFF}$ =50 Ω , FWD: same device with 100 V_{GS} =0V, R_{G} =50 Ω 0 25 0 100 125 150 Junction Temperature, T_J (°C)

Figure 21. Clamped inductive switching turn-off energy vs. $R_{G EXT OFF}$ at V_{DS} = 400V and I_{D} = 50A

Figure 22. Clamped inductive switching energy vs. junction temperature at V_{DS} = 400V and I_D = 50A




Figure 23. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber ($R_S = 2.5\Omega$, C_S=100nF) is used to reduce the power loop high frequency oscillations.













Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (C_{oss}), and reverse recovery charge (C_{oss}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com

Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.