

FEATURES

- 600MHz –3dB Bandwidth with 0.5pF Input Capacitance
- Differential Output with Up to 2V_{P-P} Swing into 100Ω Differential Load
- Built-In High-Speed ADC Driver with Output MUX
- Selectable 22.2/16.7/11.1/5.55kΩ Transimpedance Gain
- 1.8pA/3.7pA√Hz Input Current Noise Density 100MHz/600MHz (0.5pF)
- 65nA_{RMS} Integrated Input-Referred Current Noise Over 600MHz (0.5pF)
- Large Linear Input Current Range 0µA to 90µA
- Large Transient Overload Current >1A Peak
- Fast Overload Recovery: 2.5ns
- Fast Channel Switching: 10ns
- Power Dissipation: 194mW to 325mW on 3.3V, Varies with Output Mode (13mW in Shutdown)
- Output MUX allows multiple LTC6563s to Create 8, 12, 16 ... 32 Channel Solutions
- 3mm × 5mm, 24-Lead QFN Package, Wettable Flanks
- AECQ-100 Grade 1 Qualified

APPLICATIONS

- Automotive LIDAR Receiver
- Industrial LIDAR Receiver


Four-Channel Transimpedance Amplifier with Output Multiplexing **DESCRIPTION**

The LTC[®]6563 is a low-noise four-channel transimpedance amplifier (TIA) with 600MHz bandwidth. The LTC6563 TIA's low noise, wide linear range, and low power dissipation are ideal for LIDAR receivers using Avalanche photodiodes (APDs) and photodiodes (PDs). The amplifier features selectable 22.2/16.7/11.1/5.55k Ω Transimpedance gain (RT) and 90µA linear input current range. Using an APD with a total input capacitance of 0.5pF, the input current noise density is $1.8pA/\sqrt{Hz}$ at 100MHz and $3.7pA/\sqrt{Hz}$ at 600MHz. The LTC6563 consumes between 194mW and 325mW on a 3.3V supply depending on output mode. An internal 4-to-1 MUX simplifies the system design. In addition, external multiplexing capability allows channel expansion up to 64 channels, saving space and power. Fast overload recovery and fast channel switchover make the LTC6563 well suited for LIDAR receivers with multiple APDs. The built-in high-speed differential ADC driver can swing as much as $2V_{P-P}$ while driving into 100Ω external differential load.

The LTC6563 is packaged in a $3mm \times 5mm$ 24-pin exposed pad QFN package with wettable flanks.

All registered trademarks and trademarks are the property of their respective owners.

TYPICAL APPLICATION




ABSOLUTE MAXIMUM RATINGS

(Note 1)

Total Supply Voltage:
V _{CCI} to GND
V _{CCO} to GND
Input Current (CHSEL0, CHSEL1, ADJ0, ADJ1,
PWRMD, OMUX, CM, HI, OFFSET, TILT)±10mA
Amplifier Inputs (IN1, IN2, IN3, IN4):
Voltage0.3V to 3.6V
Current 10µA/-400mA _{RMS}
Current (Note 5)–1A Transient
Amplifier Outputs (OUT, OUT):
Voltage0.3V to 3.6V
Current±100mA
Amplifier Output Termination (TERM, TERM):
Voltage0.3V to 3.6V
Current–72mA/6mA
Operating Temperature Range:
LTC6563I (Note 2)40°C to 85°C
LTC6563H (Note 3)–40°C to 125°C
Storage Temperature Range65°C to 150°C
Junction Temperature 150°C
-

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC6563IUDDM#PBF	LTC6563IUDDM#TRPBF	LHMH	24-Lead (3mm × 5mm) Side Solderable Plastic QFN	-40°C to 85°C
LTC6563HUDDM#PBF	LTC6563HUDDM#TRPBF	LHMH	24-Lead (3mm × 5mm) Side Solderable Plastic QFN	-40°C to 125°C
AUTOMOTIVE PRODUCT	S**			
LTC6563HUDDM#WPBF	LTC6563HUDDM#WTRPBF	LHMH	24-Lead (3mm × 5mm) Side Solderable Plastic QFN	-40°C to 125°C

Contact the factory for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

**Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These models are designated with a #W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

AC ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$, ADJO = ADJ1 = PWRMD = OMUX = $V_{CCI} = HI = V_{CCO} = 3.3V$, TILT = OFFSET = 0, $V_{CM} = 1.5V$. All other input pins are floating unless stated otherwise. V_{OUTCM} is defined as (OUT + OUT)/2 and $V_{OUTDIFF}$ is defined as (OUT – OUT), $R_{L_{EXT}} = 100\Omega$ differential, OUT connected to TERM and OUT connected to TERM.

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
BW	–3dB Bandwidth	$200 \text{mV}_{\text{P-P,OUT}}$ and $C_{\text{IN,TOT}} = 0.5 \text{pF}$		600		MHz
SR	Slew Rate	C _{IN,TOT} = 0.5pF		3000		V/us
t _R /t _F	Rise/Fall Time	C _{IN,TOT} = 0.5pF		0.6		ns
R _T Differential	Small Signal Transimpedance	$ \begin{array}{l} I_{IN} < 2 \mu A_{P-P}, \mbox{ ADJ00} \\ I_{IN} < 2 \mu A_{P-P}, \mbox{ ADJ01} \\ I_{IN} < 2 \mu A_{P-P}, \mbox{ ADJ10} \\ I_{IN} < 2 \mu A_{P-P}, \mbox{ ADJ11} \end{array} $	4.9 9.6 14.1 18.1	5.55 11.1 16.7 22.2	6.5 12.5 18.2 23.4	kΩ kΩ kΩ kΩ
TCR _T	Transimpedance Temperature Coefficient	$\begin{split} &I_{IN} < 2\mu A_{P-P}, ADJ00 \\ &I_{IN} < 2\mu A_{P-P}, ADJ01 \\ &I_{IN} < 2\mu A_{P-P}, ADJ10 \\ &I_{IN} < 2\mu A_{P-P}, ADJ11 \end{split}$		-0.00125 -0.00246 -0.00403 -0.00609		kΩ/°C kΩ/°C kΩ/°C kΩ/°C
R _{IN}	Input Impedance f = 100kHz Active Channel f = 100kHz Inactive Channel			225 409		Ω Ω
R _{TERM_DIFF}	Internal Diff Termination Impedance	Measured from TERM to TERMBAR		100		Ω
In	Input Current Noise Density			1.8 2.3 2.5 3 3.4 3.7		pA/√Hz pA/√Hz pA/√Hz pA/√Hz pA/√Hz pA/√Hz
	Integrated Input Current Noise			19 27 36 45 55 65		nA _{RMS} nA _{RMS} nA _{RMS} nA _{RMS} nA _{RMS}
t _{RECOVER}	Overload Recovery and Pulse Extension	$I_{IN} = -4mA, C_{IN_{TOT}} = 0.5pF$		2.5		ns
t _{CH_SWITCH}	Channel Switching Time	Any Channel to Any Channel		10		ns
tomux_switch	Output MUX Switching Time	OMUX		20		ns
Isolation						dB

DC ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$, ADJO = ADJ1 = PWRMD = OMUX = $V_{CCI} = HI = V_{CCO} = 3.3V$, TILT = OFFSET = 0, $V_{CM} = 1.5V$. All other input pins are floating unless stated otherwise. V_{OUTCM} is defined as (OUT + OUT)/2 and $V_{OUTDIFF}$ is defined as (OUT – OUT), $R_{L_{EXT}} = 100\Omega$ differential, OUT connected to TERM and OUT connected to TERM.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
IN1, IN2, IN3,	IN4 Pins			•			,
V _{IN}	Input Bias Voltage	Active Channel Inactive Channel			0.8 0.7		V V
I _{IN}	DC Input Current Range	Tilt = 0V Tilt = 3.3V			40 90		μA μA
OUT and OUT F	Pins						
V _{OCM_DEFAULT}	Default Output Common-Mode Voltage	ADJ = 00			0.9		V
V _{OOD}	Differential Output Offset Voltage	ifferential Output Offset Voltage I _{IN} = 0μA		-75	±10	75	mV
TCV _{OOD}	Differential Output Offset Voltage Temperature Coefficient	I _{IN} = 0μΑ,			-0.044		mV/°C

DC ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$, ADJ0 = ADJ1 = PWRMD = OMUX = V_{CCI} = HI = V_{CCO} = 3.3V, TILT = OFFSET = 0, V_{CM} = 1.5V. All other input pins are floating unless stated otherwise. V_{OUTCM} is defined as (OUT + OUT)/2 and $V_{OUTDIFF}$ is defined as (OUT – OUT), R_{L}_{EXT} = 100 Ω differential, OUT connected to TERM and OUT connected to TERM.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{SWINGDIFF}	Differential Output Voltage Swing	$I_{IN} = 0$ to -200μ A, Tilt = 3.3V	•	1.13 1.03	1.50		V _{P-P} V _{P-P}
		$I_{IN} = 0$ to -90μ A, Tilt = 3.3V, $R_{L_{EXT}} = 75\Omega$ SE on Each Output with Center Grounded (see Figure 3)			2.4		V _{P-P}
VOUTLOW	Output Voltage Swing Low	Single-Ended Measurement, I_{IN} = 0 to –200 $\mu A,$ Tilt = 3.3V			1.02		V
V _{OUTHIGH}	Output Voltage Swing High	Single-Ended Measurement, $I_{\rm IN}$ = 0 to –200µA, Tilt = 3.3V			2.2		V
VCOMPLIANCE	Output Voltage Compliance	Single-Ended Measurement, I _{IN} = 0 to -200µA, Tilt = 3.3V		2.0	V _{CCO} –1		V
Output Common	Mode Voltage Control (_{CM} Pin)						
A _{CM}	CM Pin Voltage Gain, CM Pin to Differential OUT	V _{CM} = 1.5V to 1.7V		0.95	1	1.05	V/V
TCAV _{CM}	A _{CM} Temperature Coefficient				9.3		(µV/V)/°C
V _{CM_DEFAULT}	Default CM Pin Voltage				0.9		V
V _{CM_OS}	Common Mode Offset Voltage	V _{OUTCM} – V _{CM}		-50	10	20	mV
TCV _{CM_OS}	Common Mode Offset Voltage Temperature Coefficient	V _{OUTCM} – V _{CM}			-0.021		mV/°C
V _{OUTCM_MIN}	V _{OUTCM} Minimum Voltage	V _{CM} = 0V, ADJ00			0.38	0.43	V
V _{OUTCM_MAX}	V _{OUTCM} Maximum Voltage	V _{CM} = 2.6V, ADJ11		2.2	2.3		V
R _{CM}	CM Pin Input Resistance				16.3		kΩ
C _{CM}	CM Pin Input Capacitance				1.5		pF
Output Clamping	g (HI Pin) See Note 4		<u> </u>				
V _{HI_DEFAULT}	Default HI Pin Voltage				1.8		V
V _{HI_VOS}	High Side Clamp Offset Voltage	$V_{OUT(MAX)} - V_{HI}$, HI = 1.7V, $I_{IN} = -200 \mu A$		-160	-65	25	mV
V _{LO_VOS}	Low Side Clamp Offset Voltage	$V_{OUTBAR(MIN)}$ –(2 • V_{CM} – V_{HI}), HI = 1.7V, I _{IN} = –200µA		-50	50	150	mV
R _{HI}	HI Pin Input Impedance				13.6		kΩ
C _{HI}	HI Pin Input Capacitance				1.5		pF
Input Current Ca	incellation (OFFSET Pin)						
V _{OFFSET_DEFAULT}	Default OFFSET Pin Voltage				0		V
ICANCEL_MIN	Minimum Input Cancellation Current	V _{OFFSET} = 0V			0		μA
ICANCEL_MAX	Maximum Input Cancellation Current	$V_{OFFSET} = 3.3V$, Tilt = 3.3V		200	240		μA
G _{OFFSET}	OFFSET Pin Transconductance (OFFSET Pin Voltage to Input Offset Current)	$V_{OFFSET} = 0.2V$ to 0.4V, $I_{IN} = -40\mu A$		-145	-110	-75	μA/V
R _{OFFSET}	OFFSET Pin Impedance				6.6		kΩ
ts_offset	Offset Voltage to Output Settling	1% of Final Value, $I_{IN} = -40\mu A$			100		ns
Output Offset (T	ILT Pin)						
V _{TILT_DEFAULT}	Default Tilt Pin Voltage				2		mV
A _{TILT}	TILT Pin Slope, TILT to Differential Out	V _{TILT} = 0.2V to 0.4V		-1.25	-1	-0.7	V/V
TCA _{TILT}	A _{TILT} Temperature Coefficient	V _{TILT} = 0.2V to 0.4V			-680		(µV/V)/°C
R _{TILT}	TILT Pin Input Impedance				22.7		kΩ

DC ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$, ADJ0 = ADJ1 = PWRMD = OMUX = V_{CCI} = HI = V_{CCO} = 3.3V, TILT = OFFSET = 0, V_{CM} = 1.5V. All other input pins are floating unless stated otherwise. V_{OUTCM} is defined as (OUT + OUT)/2 and $V_{OUTDIFF}$ is defined as (OUT – OUT), R_{L}_{EXT} = 100 Ω differential, OUT connected to TERM and OUT connected to TERM.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
ADJO, ADJ1, CH	SELO, CHSEL1 Pins with Internal Pull-D	own Resistors		1			
V _{IL}	Input Low Voltage					0.8	V
V _{IH}	Input High Voltage			2.4			V
I _{IL}	Input Low Current	Pin Voltage = 0.8V			3.8		μA
I _{IH}	Input High Current	Pin Voltage = 2.4V			7.2		μA
C _{IN}	Pin Input Capacitance				1.5		pF
R _{IN}	Pin Input Impedance	To GND			218		kΩ
OMUX, PWRMD	, Pins with Internal Pull-Up Resistors						
V _{IL}	Input Low Voltage					0.8	V
V _{IH}	Input High Voltage			2.4			V
I _{IL}	Input Low Current	Pin Voltage = 0.8V			-12		μA
I _{IH}	Input High Current	Pin Voltage = 2.4V			-8.6		μA
CIN	Pin Input Capacitance				1.5		pF
R _{IN}	Pin Input Impedance	To V _{CCI}			208		kΩ
Power Supply							
V _S	Operating Supply Range			3.15	3.3	3.45	V
IVCCI	Input Supply Current	Any Adjust Setting	•	27.8	34	39.4 40.4	mA mA
IVCCI_SHUTDOWN	Input Supply Current	PWRMD = OMUX = Logic Low	•		4.5	5.5 6	mA mA
IVCCO	Output Supply Current	ADJ1 = Logic High, ADJ0 = Logic High V _{CM} = 1.50V	•	49.4	64.5	81 82	mA mA
		ADJ1 = Logic High, ADJ0 = Logic Low V _{CM} = 1.25V	•		51.5	64.9 65.9	mA mA
		ADJ1 = Logic Low, ADJ0 = Logic High V _{CM} = 1.0V	•		38	48 49	mA mA
		ADJ1 = Logic Low, ADJ0 = Logic Low V _{CM} = 0.75V	•		24.5	30.8 31.8	mA mA
IVCCO_SHUTDOWN	Output Supply Current	PWRMD = OMUX = Logic Low	•		0.1	0.2 0.22	mA mA
I _S	Total Supply Current (I _{S(VCCI)} + I _{S(VCC0)})	ADJ1 = Logic High, ADJ0 = Logic High V _{CM} = 1.50V	•		98.5	120.4 122.4	mA mA
		ADJ1 = Logic High, ADJ0 = Logic High V _{CM} = 1.25V	•		85.5	104.3 106.3	mA mA
		ADJ1 = Logic Low, ADJ0 = Logic High V _{CM} = 1.0V	•		72	87.4 89.4	mA mA
		ADJ1 = Logic Low, ADJ0 = Logic Low V _{CM} = 0.75V	•		58.5	70.2 72.2	mA mA
I _{S_SHUTDOWN}	Total Supply Current (I _{S(VCCI)} + I _{S(VCC0)})	PWRMD = OMUX = Logic Low	•		4.6	5.8 6.3	mA mA
PSRR(V _{CCI})	Input Power Supply Rejection Ratio $(\Delta V_{OUT}/\Delta V_{CCI})$	$V_{CCI} = 3.15V$ to 3.45V, $V_{CCO} = 3.3V$		33	36		dB
PSRR(V _{CCO})	Output Power Supply Rejection Ratio $(\Delta V_{OUT}/\Delta V_{CCO})$	V _{CCO} = 3.15V to 3.45V, V _{CCI} = 3.3V		35	38		dB

DC ELECTRICAL CHARACTERISTICS

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC6563I is guaranteed to meet specified performance from -40° C to 85°C.


Note 3: The LTC6563H is guaranteed to meet specified performance from -40° C to 125°C.


Note 4: HI pin voltage should be at least 0.2V higher than V_{CM} . **Note 5:** This parameter is specified by design and/or characterization and

TYPICAL PERFORMANCE CHARACTERISTICS Unless otherwise noted specifications are at


CHSELO = TILT = OFFSET = 0V, HI = CHSEL1 = PWRMD = ADJ0 = ADJ1 = $V_{CCI} = V_{CCO} = 3.3V$, and CM = 1.5V. V_{OUTCM} is defined as (OUT + OUT)/2 and $V_{OUTDIFF}$ is defined as (OUT – OUT), $R_{L} EXT = 100\Omega$ differential, OUT connected to TERM and OUT connected to TERM.

is not tested in production.

















I_{CCI} vs V_{CCI} Over Temperature




I_{CCI} vs V_{CCI} Over Temperature




TYPICAL PERFORMANCE CHARACTERISTICS Unless otherwise noted specifications are at CHSEL0 = TILT = OFFSET = 0V, HI = CHSEL1 = PWRMD = ADJ0 = ADJ1 = $V_{CC1} = V_{CC0} = 3.3V$, and CM = 1.5V. V_{OUTCM} is defined as (OUT + OUT)/2 and $V_{OUTDIFF}$ is defined as (OUT – OUT), $R_{L,EXT} = 100\Omega$ differential, OUT connected to TERM and OUT connected to TERM.





I_{CCO} vs V_{CCO} Over Temperature




80 OMUX TIED TO LOGIC HI ADJ = 11 70 60 125°C 85°C 50 - 25°C Icco (mA) ---- -40°C 40 30 20 10 0 0.4 0.8 2 24 28 0 1.2 1.6 32 36 V_{CCO} (V)


6563 G10


I_{CCO} vs V_{CCO} Over Temperature

IOFFSET VS VOFFSET




Output Common Mode Control






Output Common Mode Control




Output Common Mode Control



TYPICAL PERFORMANCE CHARACTERISTICS Unless otherwise noted specifications are at

CHSEL0 = TILT = OFFSET = 0V, HI = CHSEL1 = PWRMD = ADJ0 = ADJ1 = $V_{CCI} = V_{CCO} = 3.3V$, and CM = 1.5V. V_{OUTCM} is defined as (OUT + OUT)/2 and $V_{OUTDIFF}$ is defined as (OUT - OUT), $R_{L} = 100\Omega$ differential, OUT connected to TERM and OUT connected to TERM.



I_{IN} (μA)

6563 G23

I_{IN} (μA)


6563 G24 Rev. A


8

Ι_{IN} (μΑ)


6563 G22


TYPICAL PERFORMANCE CHARACTERISTICS Unless otherwise noted specifications are at CHSEL0 = TILT = OFFSET = 0V, HI = CHSEL1 = PWRMD = ADJ0 = ADJ1 = $V_{CC1} = V_{CC0} = 3.3V$, and CM = 1.5V. V_{OUTCM} is defined as (OUT + OUT)/2 and $V_{OUTDIFF}$ is defined as (OUT – OUT), $R_{L,EXT} = 100\Omega$ differential, OUT connected to TERM and OUT connected to TERM.






R_T Transimpedance vs I_{IN}







R_T Transimpedance vs I_{IN}




R_T Transimpedance vs I_{IN}







R_T Transimpedance vs I_{IN}




R_T Transimpedance vs I_{IN}




TYPICAL PERFORMANCE CHARACTERISTICS Unless otherwise noted specifications are at CHSEL0 = TILT = OFFSET = 0V, HI = CHSEL1 = PWRMD = ADJ0 = ADJ1 = $V_{CC1} = V_{CC0} = 3.3V$, and CM = 1.5V. V_{OUTCM} is defined as (OUT + OUT)/2 and $V_{OUTDIFF}$ is defined as (OUT – OUT), $R_{L,EXT} = 100\Omega$ differential, OUT connected to TERM and OUT connected to TERM.




-3dB Bandwidth vs Temperature (Tilted) Over CIN. TOT










for Various ADJ Setttings 800 CIN.TOT = 0.5pF ADJ 00 ADJ 01 ADJ 10 ADJ 11 -30B BANDWIDTH (MHz) 200 200 500 400 -50 -25 0 25 50 75 100



125

-3dB Bandwidth vs Temperature

Peaking vs Temperature for Various ADJ Setttings 2.5 ADJ 00 ADJ 01 ADJ 10 2.0 ADJ 11



Input-Referred Noise Density with

 $C_{IN,TOT} = 4pF$

-- 125°C

85°C

25°C

-40°C

10

FOR ANY ADJ SETTING

INPUT-REFERRED NOISE DENSITY (pA/SQRT (Hz))

700


100

10


1

1

 $C_{IN,TOT} = 0.5pF$ FOR ANY ADJ SETTING



Integrated Input-Referred Noise vs Bandwidth Over Temperature $C_{IN,TOT} = 0.5 pF$



100

FREQUENCY (MHz)

1000 3000

6563 G41

6563 G44

600

6563 647

125°C

85°C


25°C

-40°C

6563 G50 Rev A


1000


TYPICAL PERFORMANCE CHARACTERISTICS Unless otherwise noted specifications are at CHSEL0 = TILT = OFFSET = 0V, HI = CHSEL1 = PWRMD = ADJ0 = ADJ1 = $V_{CC1} = V_{CC0} = 3.3V$, and CM = 1.5V. V_{OUTCM} is defined as (OUT + OUT)/2 and $V_{OUTDIFF}$ is defined as (OUT – OUT), $R_{L,EXT} = 100\Omega$ differential, OUT connected to TERM and OUT connected to TERM.





TYPICAL PERFORMANCE CHARACTERISTICS Unless otherwise noted specifications are at

CHSELO = TILT = OFFSET = 0V, HI = CHSEL1 = PWRMD = ADJ0 = ADJ1 = $V_{CCI} = V_{CCO} = 3.3V$, and CM = 1.5V. V_{OUTCM} is defined as (OUT + \overline{OUT})/2 and V_{OUTDIFF} is defined as (OUT – \overline{OUT}), R_{L EXT} = 100 Ω differential, OUT connected to TERM and \overline{OUT} connected to TERM.












TYPICAL PERFORMANCE CHARACTERISTICS Unless otherwise noted specifications are at CHSEL0 = TILT = OFFSET = 0V, HI = CHSEL1 = PWRMD = ADJ0 = ADJ1 = $V_{CC1} = V_{CC0} = 3.3V$, and CM = 1.5V. V_{OUTCM} is defined as (OUT + OUT)/2 and $V_{OUTDIFF}$ is defined as (OUT – OUT), $R_{L,EXT} = 100\Omega$ differential, OUT connected to TERM and OUT connected to TERM.



OMUX Switching Time





OMUX Switching Time




TYPICAL PERFORMANCE CHARACTERISTICS Unless otherwise noted specifications are at

CHSEL0 = TILT = OFFSET = 0V, HI = CHSEL1 = PWRMD = ADJ0 = ADJ1 = $V_{CCI} = V_{CCO} = 3.3V$, and CM = 1.5V. V_{OUTCM} is defined as (OUT + OUT)/2 and $V_{OUTDIFF}$ is defined as (OUT – OUT), $R_{L_{EXT}} = 100\Omega$ differential, OUT connected to TERM and OUT connected to TERM.







Output Response to V_{OFFSET} Pin Step




Output Response to V_{OFFSET} Pin Step




Input-Referred Noise Density for Various Input Current Cancellation with $C_{IN,TOT}=0.5 \mbox{pF}$




Output Response to V_{OFFSET} Pin Step




Output Response to V_{OFFSET} Pin Step




 $\begin{array}{l} \text{Output-Referred Noise Density for} \\ \text{Various Input Current Cancellation} \\ \text{with } C_{\text{IN},\text{TOT}} = 0.5 \text{pF} \end{array}$




Integrated Input-Referred Noise for Various Input Current Cancellation with $C_{IN,TOT} = 0.5 pF$



TYPICAL PERFORMANCE CHARACTERISTICS Unless otherwise noted specifications are at CHSEL0 = TILT = OFFSET = 0V, $HI = CHSEL1 = PWRMD = ADJ0 = ADJ1 = V_{CCI} = V_{CC0} = 3.3V$, and CM = 1.5V. V_{OUTCM} is defined as (OUT + \overline{OUT})/2 and $V_{OUTDIFF}$ is defined as (OUT - \overline{OUT}), $R_{L_{EXT}} = 100\Omega$ differential, OUT connected to TERM and \overline{OUT} connected to TERM.








Figure 1. Electrical Characterization Test Circuit

Rev A

TYPICAL PERFORMANCE CHARACTERISTICS






Figure 2. S-Parameters Test Circuit





PIN FUNCTIONS

GND (Pins 1, 3, 18, 20, Exposed Pad Pin 25): Negative Power Supply. Normally tied to ground. All GND pins and the exposed pad must be tied to the same voltage. The exposed pad (pin 25) should have multiple via holes to the underlying ground plane for low inductance and good heat transfer.

IN4, IN1, IN2, IN3 (Pin 2, Pin 19, Pin 21, Pin 24,): Input pins for the transimpedance amplifier for channels 4, 1, 2, and 3 respectively. The active channel is internally biased to 0.8V. See the Applications Information section for specific recommendation.

PWRMD (Pin 4): Power mode is a CMOS input for controlling the power consumption. The PWRMD pin has a 208k internal pull-up resistor to V_{CCI}. Default value is 3.3V.

 V_{CCI} (Pin 5): Positive power supply for the input stages. Typically, 3.3V. A series ferrite bead such as the MPZ1005A331ETD25 should be used and bypass capacitor of 680pF and 0.1µF should be placed as close to the part as possible between V_{CCI} and ground.

OMUX (Pin 6): Output MUX is a CMOS input for controlling the output multiplexing function. The OMUX pin has internal 208k pull-up resistor to V_{CCI} . Default value is 3.3V.

CM (Pin 7): Output Common Mode Reference Voltage. The voltage on this pin sets the output common mode voltage level. On a 3.3V supply, the CM pin floats to a default 0.9V. The CM pin has an input impedance of $16.3k\Omega$. The CM pin should be bypassed with a highquality ceramic capacitor of at least 0.01µF.

HI (Pin 8): High Side Clamp Voltage. The voltage applied to the HI pin sets the upper voltage limit to \overline{OUT} and \overline{OUT} pins. The HI voltage also limits the lower voltage swing on both output pins to $2V_{CM}$ – HI, for symmetrical clamping around the CM voltage. On a 3.3V supply, the HI pin will

float to a default 1.8V. The HI pin has an input impedance of $13.6k\Omega$. The HI pin should be bypassed with a highquality ceramic capacitor of at least 0.01µF.

OUT, **OUT** (**Pin 9**, **Pin 12**): Differential Output Pins. For voltage mode output, connect OUT to TERM and OUT to TERM. For current mode output or when using external load resistors, float TERM and TERM.

TERM, TERM (Pin 10, Pin 11): Internal Termination. These pins have 50Ω load resistors coupled to GND and are intended to connect to the differential output pins.

CHSEL1, CHSEL0 (Pin 13, Pin 15): MSB and LSB for Channel Selection. These pins are CMOS inputs with internal 218k pull-down resistors to GND.


V_{CC0} (**Pin 14**): Positive power supply for the output stage. Typically, 3.3V. V_{CC0} can be tied to V_{CCI} for single supply operation. A series ferrite bead such as the MPZ1005A331ETD25 should be used and bypass capacitors of 680pF and 0.1 μ F should be placed as close as possible between V_{CC0} and ground.

OFFSET (Pin 16): Input Offset Adjust. This pin accepts a voltage input that controls current sources on each input pin. These current sources can be used to cancel DC currents flowing into the detector. The OFFSET pin has an internal pull-down resistor to GND.

TILT (Pin 17): Output Differential Offset. The voltage on this pin controls the outputs' differential offset. The TILT pin has an internal 22.7k pull-down resistor to GND.

ADJO, ADJ1 (Pin 22, Pin 23): LSB and MSB for output gain and current adjusts. The adjust pins set the output stage quiescent current and current gain. See Applications Information section to optimize the ADC interface. These pins are CMOS inputs with internal 218k pull-down resistors to GND.

BLOCK DIAGRAM



OPERATION

The LTC6563 is a four channel transimpedance amplifier with an integrated 4-to-1 multiplexer and ADC driver stage. Each of the transimpedance amplifiers converts an input current to an output voltage. The integrated 4:1 multiplexer simplifies the system design while saving space and power. In addition, output multiplexing is possible by using the OMUX pin. This allows multiple 4-channel LTC6563 devices to be combined. 8, 12, 16 ... 32 input channels are easily multiplexed into a single differential output.

The LTC6563 is optimized to drive high speed differential input analog-to-digital converters (ADCs). \overline{OUT} and OUT have single-ended swings from as low as about 180mV to about V_{CCO} – 1V. The LTC6563 provides four modes of output drive for matching input swing of high-speed ADCs.

The tilt feature allows the output stage to offset to take advantage of the full differential input range of the ADCs. The outputs have programmable clamps that limit the output swing in saturation events. These clamps provide protection to the front end of the ADC. The HI pin sets the maximum swing, while a symmetric minimum swing limit is set up internally.

In typical LIDAR applications, the LTC6563 amplifies the output current of an APD. APD are biased near breakdown to achieve high current gain. Under intense optical illumination, they can conduct large currents, often in excess of 1A. The LTC6563 survives and quickly recovers from large overload currents of this magnitude. During recover, any TIA is blinded from subsequent pulses. The LTC6563 recovers from 1mA saturation events in less than 2.5ns without phase reversal, minimizing this form of data loss.

Ambient light is problematic for LIDAR receiver chains. The DC current can easily saturate the linear range of any TIA. The LTC6563 provides a control for DC cancelation to the inputs and can cancel up to 200µA of DC current. The DC cancelation is designed to minimizing additive noise.

Output Offset and Current Control

The output stage of the LTC6563 has many options. The ADJ1 and ADJ0 pins provide four options for the output current drive. The output voltage swing is dependent on the adjust setting, the external differential termination resistor, and the Tilt input. The purpose of the Tilt input is to offset the DC output voltages, thereby increasing the full output swing of the TIA for unipolar inputs. Output TILT is essential for the ADC as the input from the photodetector is unipolar. To maximize the input swing of the ADC, the DC value of OUT is offset low while the DC value of OUT is offset high. This allows the LTC6563 to maximize the full dynamic range of the ADC. These pins should be connected to low noise inputs.

LTC6563 transimpedance gain (RT) consists of the overall gain from the multi-stages involved in producing the output for a given input current. The output is differential and ½ RT is achieved if only one of the outputs is utilized.

It is possible to change the transimpedance gain (RT) by changing R_{L_EXT} as shown in Table 1, and Table 2. Also, since the ADJ pins respond in less than 100ns, these pins can be used for on the fly gain switching if the application needs that. An example would be to reduce the TIA gain if an overly strong signal is received by the LTC6563. It's important to note the following regarding gain adjustment:

- The linear input current range (40µA with no Tilt, 90µA with full Tilt) is not affected by these changes.
- R_{LDIFF} refers to the total load seen by the differential output(s) whereas $R_{L_{EXT}}$ is the external differential load. Refer to Figure 17 to Figure 19 to see examples of various external single-ended load (50 Ω , 75 Ω , and 100 Ω) illustrated.

IIN (µA)	ADJ1	ADJO	OUT (mA)	OUTBAR (mA)	R _T (Ω) R _{L_EXT} = 100Ω DIFF	R _T (Ω) R _{L_EXT} = 200Ω DIFF	R _T (Ω) R _{L_EXT} = OPEN
0	0	0	7	7	5.55k	7.4k	11.1k
	0	1	14	14	11.1k	14.8k	22.2k
	1	0	21	21	16.65k	22.2k	33.3k
	1	1	28	28	22.2k	29.6k	44.4k
45	0	0	12	2	5.55k	7.4k	11.1k
	0	1	24	4	11.1k	14.8k	22.2k
	1	0	36	6	16.65k	22.2k	33.3k
	1	1	48	8	22.2k	29.6k	44.4k

Table 1. Output Stage when Tilt Pin = 0V, OUT Connected to TERM and \overline{OUT} Connected to \overline{TERM}^1

¹ Output voltage compliance to be observed at higher R_{L_EXT} and higher ADJ settings.

Table 2. Output Stage when Tilt Pin = V_{CC}	OUT Connected to TE	BM and OUT Connected to TEBM ¹
Table E. Calpat Glage whom the tim - VLL		

IIN (µA)	ADJ1	ADJO	OUT (mA)	OUTBAR (mA)	R _T (Ω) R _{L_EXT} = 100Ω DIFF	R _T (Ω) R _{L_EXT} = 200Ω DIFF	R _T (Ω) R _{L_EXT} = OPEN
0	0	0	2	12	5.55k	7.4k	11.1k
	0	1	4	24	11.1k	14.8k	22.2k
	1	0	6	36	16.65k	22.2k	33.3k
	1	1	8	48	22.2k	29.6k	44.4k
90	0	0	12	2	5.55k	7.4k	11.1k
	0	1	24	4	11.1k	14.8k	22.2k
	1	0	36	6	16.65k	22.2k	33.3k
	1	1	48	8	22.2k	29.6k	44.4k

 1 Output voltage compliance to be observed at higher R_{L_EXT} and higher ADJ settings.

- Increasing R_{LDIFF} slightly reduces the signal bandwidth.
- Output voltage compliance (V_{COMPLIANCE}) to be observed relative to R_{LDIFF}, ADJ settings, and CM voltage. Here is an example where output voltage compliance is violated:

 R_{LDIFF} = 100 $\Omega,\ Tilt$ = $V_{CC},\ ADJ1$ = 1, ADJ0 = 0, CM = 1.7V, I_{IN} = 90 μA

Output Voltage (max) =

$$V_{CM} + \frac{|I_{OUT} - I_{OUTBAR}|}{2} \bullet \frac{R_{LDIFF}}{2}$$

Referring to Table 2 to read output current values:

Output Voltage (max) =

$$1.7V + \frac{|36mA - 6mA|}{2} \cdot \frac{100\Omega}{2} = 2.45V!$$

The maximum output voltage must remain below V_{CCO} – 1V (~2.3V) to comply with the $V_{COMPLIANCE}$ rating. Possible remedies are reducing output current(s) by using lower power ADJ settings, reducing the input APD current, reducing the differential load, or reducing the CM voltage.

Power Considerations

The LTC6563 has many power modes of operation. The state of the PWRMD, OMUX and ADJ pins will dictate the amount of current the LTC6563 will draw. Multiple power modes are offered to allow the user to select the

appropriate one based upon the application while minimizing power dissipation.

Coupling the TIA Input – AC vs DC

Although the LTC6563 can AC-couple to the detector, best performance is achieved when DC-coupled to a negatively biased APD. DC-coupling reduces component count while allowing a DC current path from the APD. The LTC6563 OFFSET feature is designed to cancel DC currents. The maximum performance for switching speeds and saturation recovery occurs in this DC-coupled configuration.

When AC-coupling to the TIA input, R_B , is needed to establish a bias point for the detector. It is worth noting that R_B is a parallel path with the TIA for the APD current to flow through and it will impact the effective signal chain output gain.

This value of the biasing resistor and AC-coupling capacitor, C_{AC} , can potentially create a long time-constant. C_{AC} is chosen based on the reactance at the frequency of interest. However, R_B ideally should be large to avoid stealing




Figure 4. AC-Coupled Detector Circuit

Table 3. LTC6563 Power Dissipation Modes. X = Don't Care

PWRMD	OMUX	ADJ1	ADJO	I _{VCCI} (mA)	I _{VCCO} (mA)	I _{total} (mA)	DESCRIPTION
0	0	Х	Х	4.5	0.1	4.6	LTC6563 shutdown.
0	1	0	0	21	24.5	45.5	LTC6563 enabled, non-selected inputs powered down, CM pin control
0	1	0	1	21	38	59	disabled. This setting appropriate for a Responder device in a multi-chip/ multi-channel application.
0	1	1	0	21	51.5	72.5	
0	1	1	1	21	64.5	85.5	
1	0	Х	Х	35	0.1	35.1	LTC6563 deselected (outputs stage off), non-selected inputs powered up.
1	1	0	0	34	24.5	58.5	LTC6563 enabled, non-selected inputs powered up, CM pin control active
1	1	0	1	34	38	72	in setting output CM voltage. This setting appropriate for a Controller device in a multi-chip/multi-channel application.
1	1	1	0	34	51.5	85.5	
1	1	1	1	34	64.5	98.5	

current from the TIA path from APD signal. On one hand large R_B causes large RC time constants, while low R_B reduces the effective gain of the APD.

Another negative impact of this RC network is in the case for saturation events. When a large signal is received from the APD, this event will charge C_{AC} . This will negatively move the input bias of the TIAs and change the TIAs input impedance to transimpedance $14k\Omega$. This $14k\Omega$ coupled with R_B and C_{AC} time constant will add the saturation recover time. Practical values of 100pF C_{AC} and R_B of 2.2k Ω will have large saturation recovery times >1µs with >50mA input signals. This effectively blinds the signal chain for the next input signal.

Channel Selection

There are four TIA inputs to the LTC6563. The active channel is selected using two channel selection bits CHSEL0 and CHSEL1. When a channel is changed and PWRMD is high, an output glitch takes <10ns to settle. When PWRMD is low and a channel is changed, an output glitch takes <500ns to settle. Inactive channels have 30dB of channel to channel isolation at 400MHz when PWRMD pin is high. When PWRMD is low the channel isolation is increased to more than 48dB.

Table 4	4. C	hannel	Sel	ection
---------	------	--------	-----	--------

CHSEL1	CHSELO	OMUX	ACTIVE CHANNEL
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4
Х	Х	0	Hi-Z

DC Input Cancelation

The LTC6563 features a voltage controlled current source for DC input current cancelation with minimal noise impact. Identical currents are applied to each TIA input. The maximum current cancelation is 200μ A. The OFFSET pin was designed to accommodate external closed loop design for fast settling and fast switching times. See I_{OFFSET} vs V_{OFFSET} curve for the transfer function. It is recommended to use a high-speed DAC to control the OFFSET pin.




Figure 5. Recommended DC Cancel Circuit

Output MUXing

Refer to Figure 6 schematic. The output multiplexing (OMUX) requires at least one additional LTC6563 devices to operate in a Controller/Responder relationship. To multiplex multiple LTC6563's they need to share a DC connection at their outputs. The controller LTC6563 (U1) output stage needs to be connected to the internal termination resistors. For the CM control to function, the controller PWRMD pin must remain HIGH during the time any of the inputs of all the parallel network are enabled. That is because the CM servo loop is disabled if PWRMD is deasserted (low). The controller LTC6563 output circuit (U1) will control the common mode for all the multiplexing. All CM pins (U1-U4) are to be connected to the common mode of the ADC. If the output clamping feature (HI pin) is implemented, all CM pins (U1-U4) need to be connected to the same voltage for proper operation. Also, tie all HI pins (U1-U4) together and apply the required clamping voltage to them. The HI pin is used to set the high side clamp voltage at outputs. Internal circuity generates a symmetric low side clamp voltage with respect to the common mode voltage V_{CM}.

Maximum output high side voltage = HI pin voltage

Minimum output low side voltage = $V_{CM}-(HI-V_{CM})$ = $2V_{CM}-HI$

Setting the Output CM Voltage

The LTC6563 can set the output Common Mode (CM) voltage using the CM input pin provided on the device.




Figure 6. Typical Application with Multiplexed Outputs

In applications where the LTC6563 is to drive an ADC, this is useful in matching the TIA output(s) to the ADC analog input CM. This effectively eliminates the need for a separate ADC-driver which saves cost, power, as well as board complexity and real estate.

The CM servo loop operates by varying the CM CTRL variable resistor internal to the LTC6563 such that V_{CMO} , average of V_{OUT} and V_{OUTBAR} voltages or ($V_{OUT} + V_{OUTBAR}$)/2, matches the voltage applied to the CM. The loop will NOT function unless two conditions are met:

- 1. PWRMD must be set HI to activate the CM circuit.
- OUT and OUT must have a DC connection to TERM and TERM respectively.

The internal 50 Ω resistor(s) on the TERM and TERM pins provide a current path for CM servo functionality and serve as the load for the LTC6563's current mode output. Driving 50 Ω terminated transmission lines or other impedance-matched loads is easily done using these internal resistors.

When using the output MUXing capability with multiple LTC6563's, such as the schematic shown in Figure 6, only one pair of TERM and TERMBAR pins should be connected

to the OUT and OUT. The device with the connected TERM and TERM will then set the CM for the MUX'ed devices.

Determining the CM Range

CM servo loop's voltage range is easily calculated using Ohm's law, as the output circuit can be described as a pair of current sources and a resistor network (see Figure 8). The amount of current supplied by the OUT and \overline{OUT} current sources is determined by the ADJ setting, and the impedance at the output pins is determined by the internal and external resistor networks. These factors will determine the range of possible DC voltages at the outputs.




Figure 8. Equivalent Circuit for Driving an ADC with no GND (CM Referenced) External Load




Figure 7. Typical Connection for CM Control/ADC Driving

In order to simplify the analysis, an intuitive way to look at the output loading is to examine its equivalent half-circuit as shown in Figure 9. With the half-circuit method, any impedance that is shared between the two halves appears as double its original value (e.g. R_{CM} appears as 2 • R_{CM} below).




Figure 9. CM Half-Circuit Equivalent for a Non-Grounded External Load

The internal CM CTRL resistance varies from about 2Ω to essentially an open circuit. At the lower end of the CM CTRL resistance, R_{CM} , the output CM voltage will be at the minimum it can reach. And at the higher end of R_{CM} , it will be at the maximum it can reach.

The external CM resistance can also vary greatly, depending on whether any external loads are terminated differentially or to GND.

Detailed Example 1: Differential Termination ONLY

With an external load connected, the output CM current splits between the internal TERM pin and the external load. However, with the configuration shown in Figure 7 and simplified in Figure 8, with no external CM DC current path to ground, the entire output CM current must flow through the internal TERM resistor(s). In Figure 8, the external loading by the ADC and the cable termination network of R1, and R2 has no effect on the CM loading of the LTC6563. The range of output CM voltage will be as follows:

$$V_{CMO} = I_0 \bullet (50\Omega + 2R_{CM}) \tag{1}$$

For the ADJ setting of 00 where Io is 7mA (see Table 1 and Table 5) here is the computation of min V_{CMO} possible (corresponding to $R_{CM} = 2\Omega$):

 $V_{CMO} \text{ (minimum)} = 7\text{mA} \cdot (50\Omega + 2 \cdot 2\Omega) = 380\text{mV} (2)$

At the other extreme of V_{CMO} when R_{CM} opens, the output CM voltage will only be limited to the LTC6563 output compliance voltage which is about 1V below V_{CC} (or about 2.3V with V_{CC} = 3.3V).

Naturally, if the ADJ setting is changed, the V_{CMO} range will vary accordingly. Table 5 shows the minimum computed output CM voltage, output full scale swing, and TIA gain (RT) for various ADJ settings applied to the circuit in Figure 7.

For a higher Transimpedance gain (RT) or higher ADC FS swing, higher ADJ output current settings can be chosen. Summary of how ADJ affects the TIA gain and differential output voltage swing is tabulated in Table 5.

Here is a sample calculation of the values in Table 5 (50 Ω Net diff load, full tilt) for ADJ 00 as an illustration:

- a. Output current values (ADJ 00) with max input current of 90μA (from Table 2): 12mA, 2mA
- b. Net diff output load: 50Ω (25Ω on each output)

RT Calculation: $RT(k\Omega) =$

^{c.} $\frac{25\Omega[(12mA - 2mA) - (2mA - 12mA)]}{90\mu A} = 5.56k\Omega$

ADJ1	ADJO	CM/AVERAGE OUTPUT CURRENT I _o (ma)	RT (kΩ)	ADC FS DIFF VOLTAGE Swing with full Tilt (mV _{P-P})	MIN CM VOLTAGE (mV)
0	0	7	5.6	500	380
0	1	14	11.1	1000	756
1	0	21	16.7	1500	1134
1	1	28	22.2	2000	1512

- d. ADC FS diff voltage calculation = 90µA 5.56k Ω = 500mV_{P-P}
- e. I₀ CM/Average Output Current (from Table 1): 7mA
- f. V_{CMO} (minimum) = $I_0 \bullet (50\Omega + 2 \bullet 2\Omega) = 380$ mV where $I_0 = 7$ mA, 50Ω is the TERM internal resistance, and the 2Ω is the internal R_{CM} minimum value

The data in Table 5 can be used to examine the real-world problem of driving the AD9094 ADC, the input requirements of which are shown below:

Differential Input Voltage Range: $1.44V_{P-P}$ to $2.16V_{P-P}$ (programmable)

Common Mode Voltage: 1.43V

As can be seen from Table 5, operating the LTC6563 with ADJ 10 falls in the range of the required AD9094 FS swing voltage $(1.44V_{P-P} \text{ to } 2.16V_{P-P})$, and also complies with the required AD9094 CM voltage (1.43V) by allowing an output CM voltage as low as 1.13V. Therefore, ADJ 10 is an appropriate setting for driving the AD9094.

Detailed Example 2: Lowering the CM Voltage with a Tee Resistor or External DC Termination to Ground

Adding a path to ground from the center of the load resistors (R1, and R2) can lower the CM voltage. This can be in the form of grounding the middle of R1, and R2, or alternatively adding a TEE resistor to ground to avoid dropping the CM voltage too low. This technique (shown in Figure 10) allows for more flexibility in aligning the TIA to an ADC or a given differential load and ADJ setting.

The TEE resistor will appear as double its value in the half-circuit. The equivalent CM load and CM voltage can be written as:

$$V_{CMO} = I_0 \bullet [(50\Omega + 2R_{CM})||(R1 + 2R_{TEE})]$$
(3)

Note that adding R_{TEE} to the schematic only affects the CM parameters of the circuit and has no bearing on the differential voltage swing and the resulting transimpedance gain of the circuit. A shunt capacitor to ground across R_{TEE} can be added to ensure no spurious AC signal appears at this node.

For the particular case of Figure 7 schematic modified to include $R_{TEE} = 20\Omega$ with ADJ = 11 ($I_0 = 28$ mA from Table 1), the AD9094 CM voltage requirement (1.43V) would be easily satisfied since the CM servo loop would be able to adjust the output CM from 1.1V minimum (with $R_{CM} = 2\Omega$, previously 1.51V minimum from Table 5 without R_{TEE}) to >2.3V (device output compliance volage) maximum using Equation 3.

Operation without Internal CM Servo Loop

There may be applications where the CM servo loop function built into the LTC6563 is not needed, as would be the case if the TIA output is not used to drive an ADC.




Figure 10. TEE Resistor Loading (Left) and Its Equivalent CM Half-Circuit (Right)

Under these conditions, the following pin settings should be used:

- 1. TERM and TERM should be left floating.
- An external circuit capable of sinking the output current must be used. This task is most easily accomplished by providing external termination to ground.
- 3. The CM pin *must* be tied to the expected output CM voltage. The output clamps levels are calculated from CM and HI pins, so failure to set the CM pin properly may result in undesired signal clamping.

When the TERM and TERM pins are left floating, the output CM voltage will be solely a function of the LTC6563 ADJ setting and the external CM load. For example, with ADJ11 setting ($I_0 = 28mA$) and 50Ω to ground on each output, the output CM voltage will be:

$$V_{CMO} = I_0 \bullet R_{LOAD_CM} = 28 \text{mA} \bullet 50\Omega = 1.4 \text{V}$$
(4)

With the CM servo loop function disabled, the LTC6563's CM pin should be tied to a voltage that is close to the expected CM value (1.4V in the example stated just above). The output clamp circuit assumes that CM is equal to the actual output CM voltage. If this is not the case, the clamping voltage set by the HI pin will be miscal-culated, and undesired signal clipping may result. For this

purpose, a replica V_{CMO} voltage can simply be generated off the device V_{CC} pin using $k\Omega$ range voltage division resistors.

Increasing Output Impedance

It may be desirable to change the output termination impedance in order to adjust the output signal amplitude. In addition, the flexibility of LTC6563's output structure allows for impedance matching to a variety of different loads or transmission line impedances, which is critical for high speed signal integrity. In the following example, the output circuit will be modified to present a 75 Ω source impedance for driving a 75 Ω transmission line and ADC load.

Consider the configuration shown in Figure 11 schematic. The output impedance of the LTC6563 is raised to 75Ω by adding 24.9Ω resistors in series with the internal 50Ω TERM resistors. The TIA now presents an output impedance that matches the 75Ω transmission line as well as the net ADC-side SE impedance. The transmission line ADC-side impedance can be calculated by:

$$((200\Omega/2) + (2 \bullet 4.99) || 300 \Omega) = 80\Omega$$

Let's now take a look at the output CM voltage that pertains to the schematic of Figure 11, simplified in Figure 12:




Figure 11. Increasing Diff Load Resistance and Matching to 75Ω




Figure 12. TIA 75 $\!\Omega$ Matched Load Equivalent Circuit

As in the previous cases, for analysis purposes, it is useful to break the output load circuit into its equivalent halfcircuit to compute how the CM voltage is affected, as shown in Figure 13.




Figure 13. CM Half-Circuit Equivalent Circuit for 75Ω Load

As before, the CM circuit is not affected by the R1, R2 or the ADC differential input impedance of 200Ω . The output CM will be given by:

$$V_{CMO} = I_0 \bullet (24.9\Omega + 50\Omega + 2R_{CM})$$
 (5)

So, in addition to raising the TIA output impedance, ${\sf R}_{S1}$ and ${\sf R}_{S2}$ also contribute to an increase in the minimum output CM voltage.

Table 6 shows the computed minimum CM voltage, TIA gain (RT), and ADC FS diff voltage swing for various ADJ settings applied to the Figure 11 configuration.

Here is a sample calculation of the values in Table 6, related to the Figure 11 schematic, for ADJ 00 as an illustration:

- a. Output current values (ADJ 00) with max input current of 90 μ A (from Table 2): 12mA, 2mA
- b. Net diff output load: 75Ω (37.5Ω on each output) RT Calculation: RT(k Ω) =
- ^{c.} $\frac{37.5\Omega[(12mA 2mA) (2mA 12mA)]}{90\mu A} = 8.3k\Omega$
- d. ADC FS diff voltage calculation = 90µA 8.3k Ω = 750mV_{P-P}
- e. I₀ CM / Average Output Current (from Table 1): 7mA
- f. V_{CMO} (minimum) = $I_0 \cdot (24.9\Omega + 50\Omega + 2 \cdot 2\Omega) = 553$ mV, where $I_0 = 7$ mA, 24.9Ω is the resistors in series with the TERM pin, 50Ω is the TERM internal resistance, and the 2Ω is the internal R_{CM} minimum value

In the Figure 11 schematic and tabulated results in Table 6, the ADJ 11 setting's Min CM voltage is too high to be usable. Thus, the technique of lowering CM voltage (Detailed Example 2) discussed earlier can be employed

ADJ1	ADJO	CM/AVERAGE OUTPUT CURRENT I _o (ma)	RT (kΩ)	ADC FS DIFF VOLTAGE Swing with full Tilt (mV _{P-P})	MIN CM VOLTAGE (mV)
0	0	7	8.3	750	553
0	1	14	16.7	1500	1106
1	0	21	25.0	2250*	1659
1	1	28	33.3	3000*	2212*

*Limited by output voltage compliance




Figure 14. Reducing the Min CM Voltage with Grounding the External Load Midpoint

if ADJ 11 is to be used as shown in Figure 14 where the external loads (300Ω) mid-point is grounded.

With the modified schematic of Figure 14 the CM voltage is:

 $V_{CMO} = I_0 \bullet [(24.9\Omega + 50\Omega + 2R_{CM})||300\Omega]$ (6)

Resulting in the min VCMO for ADJ 11:

 $\begin{aligned} V_{CMO} &(minimum) = I_0 \bullet [(24.9\Omega + 50\Omega + 2 \bullet 2\Omega) || 300\Omega] \\ &= 28 \text{mA} \bullet 62.5\Omega = 1.75 \text{V} \ (7) \end{aligned}$

Table 7 shows the computed minimum CM voltage, TIA gain (RT), and ADC FS diff voltage swing for various ADJ settings applied to the Figure 14 configuration:

Here is a sample calculation of the values in Table 7, related to the Figure 14 schematic, for ADJ 00 as an illustration:

- a. Output current values (ADJ 00) with max input current of 90μA (from Table 2): 12mA, 2mA
- b. Net diff output load: 75Ω (37.5Ω on each output) RT Calculation: RT(k Ω) =

^{c.}
$$\frac{37.5\Omega[(12mA - 2mA) - (2mA - 12mA)]}{90\mu A} = 8.3k\Omega$$

d. ADC FS diff voltage calculation = 90µA • 8.3k Ω = 750mV_{P-P}

ADJ1	ADJO	CM/AVERAGE OUTPUT CURRENT I _o (ma)	RT (kΩ)	ADC FS DIFF VOLTAGE SWING WITH FULL TILT (mV _{P-P})	MIN CM VOLTAGE (mV)
0	0	7	8.3	750	437
0	1	14	16.7	1500	875
1	0	21	25.0	2250*	1312
1	1	28	33.3	3000*	1750

Table 7. CM Minimum Voltage and Other Operating Performance Values for Various ADJ Settings of Figure 14

*Limited by output voltage compliance

e. I₀ CM/Average Output Current (from Table 1): 7mA

f. V_{CMO} (minimum) = $I_0 \bullet [(24.9\Omega + 50\Omega + 2 \bullet 2\Omega)||300\Omega]$ = $I_0 \bullet [78.9\Omega||300\Omega] = I_0 \bullet 62.5\Omega = 437mV$, where I_0 = 7mA, 24.9\Omega is the resistors in series with the TERM pin, 50 Ω is the TERM internal resistance, and the 2 Ω is the internal R_{CM} minimum value.

As can be seen, the only difference between Table 6 and Table 7 is in the last column, Min CM voltage, where this column's values are lowered in Table 7 by grounding the mid-point of the external load resistors.

Summary of TIA Operating Conditions and Their Effects

The current output nature of the LTC6563 provides a great deal of flexibility in tailoring the circuit to drive a variety of ADCs, transmission lines, or other loads that are found in various applications. The TIA gain (RT), full scale swing (FS), and output CM voltage design can be optimized using internal termination networks, external termination networks (ground referenced and differential), and ADJ settings.

Designing the TIA load and operational settings involves juggling these interdependent parameters. See Table 8 for a summary of how different TIA output operating conditions influence various important aspects of the TIA design:

Clamp Function

LTC6563 has internal output voltage clamps that restrain its differential output swing. These clamps maintain

control of the OUT and OUT voltages to prevent overloading the ADCs inputs. The clamping speed is on the order of the TIA bandwidth so the ADCs functionality and signal integrity will be minimally affected by output signals that would otherwise exceed the ADCs input range.

OUT and $\overline{\text{OUT}}$ will be confined to the range of voltages shown below:

Maximum output high side voltage = HI pin voltage

Minimum output low side voltage = $V_{CM} - (HI - V_{CM})$ = $2V_{CM} - HI$

Please remember that V_{CM} is the pin voltage of the CM input. If the actual output CM voltage differs from the CM pin voltage, unexpected clamping may occur.

Consider the example where, with CM = 1.4V and HI = 2.2V. The difference between CM and HI is 0.8V, so the outputs will be clamped between $1.4V \pm 0.8V$. The OUT pin will not exceed 2.2V due to an input signal. At the same time, \overline{OUT} will be limited to the same swing below the CM voltage or 1.4V - 0.8V = 0.6V. Done this way, a symmetrical swing is guaranteed whilst a single input voltage dictates the voltage limit in both swing directions.

It is critical that the voltage applied to the CM device pin represents the actual output CM voltage, otherwise the clamp(s) will not function correctly. With the TERM pins utilized, this requires a valid servo operation where LTC6563 maintains the output CM voltage. When the CM servo loop is not utilized (i.e. TERM and TERM are open), the clamps can still function as long as the CM pin is tied to a voltage that is close to the actual output CM voltage.

Table 8. Summary of	Immary of LTC6563 Output Operating Conditions and Their Performance Effect			

OPERATING Condition	EFFECT ON OUTPUT CM	EFFECT ON OUTPUT FS Swing	EFFECT ON TOTAL Power dissipation	EFFECT ON OVERALL Gain	EFFECT ON SOURCE Impedance when driving Transmission line
R _{LDIFF} Value Increase	No Effect	Increase	No Effect	Increase	Increase
Add/Increase R in Series with TERM	Increase	Increase	No Effect	Increase	Increase
R _{TEE} Value Decrease	Reduce	No Effect	No Effect	No Effect	No Effect
ADJ (Logic Input) Increase	Increase	Increase	Increase	Increase	No Effect

Avoiding Zero-Input Signal Clipping when Using TILT along with Clamp

Clamp operation is meant to mainly safeguard against transient overload conditions. Under normal operation, ensure that the clamps are not engaged with nominal signal levels and/or zero input current signal! To do this, set the HI input above the expected output voltage, or alternatively, tie HI input to V_{CCI} to disable clamp operation. When the TILT input is used to maximize the output swing, the voltage applied to the TILT input should be just enough to provide the required differential full-scale voltage without running the output(s) to the clamp region.

Referring to Figure 15 for this particular operating point example:

• ADJ =11, $R_L = 50\Omega$ to ground on each output pin, V_{CM} pin tied to 1.5V to match actual output CM voltage since CM servo loop is not used here

If clamps are used, set TILT to 1.3V, which is just above the Tilt voltage needed to ensure the maximum output swing can be achieved without running into the clamp(s). In this example, the HI pin should be tied to approximately 2V or higher. If clamps are disabled (HI pin tied to V_{CCI}),





Figure 15. Tilt Input Transfer Function Example (ADJ11) with no TIA Input Current

TILT input can simply be tied to $V_{\mbox{\scriptsize CCI}}$ since running into the clamps is not an issue.


Limitations of Output Clamp Architecture

The out clamps will only prevent overload scenarios that originate from the LTC6563's signal chain itself. Overloads caused by external stimuli at the LTC6563's may not be clamped, e.g. injecting current into the LTC6563's output(s).

TYPICAL APPLICATIONS









Rev A

TYPICAL APPLICATIONS




Figure 18. LTC6563 75 Ω Transmission Line Circuit





Figure 19. LTC6563 100 Ω Transmission Line Circuit

PACKAGE DESCRIPTION





 4.10 ± 0.05 5.50 ± 0.05 RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

0.25 ±0.05 -0.50 BSC -> 3.50 REF

PACKAGE OUTLINE

165 + 005

1.50 REF


REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
0	03/22	Initial release	_
А	05/23	Updated to add automotive grade	1, 2





TYPICAL APPLICATION



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC6560	1-Channel Transimpedance Amp with Output Muxing	220MHz, 74k Ω Transimpedance S/E Output
LTC6561	4-Channel Transimpedance Amp with Output Muxing	220MHz, 74k Ω Transimpedance S/E Output
AD8465	Single-Supply LVDS Comparator	1.6ns Propagation Delay
ADCMP604	Single-Supply LVDS Comparator	1.6ns Propagation Delay
LTC6754	High Speed Rail-to-Rail Input Comparator with LVDS Compatible Outputs	1.8ns Propagation Delay
LTC6752	280MHz Comparator	2.9ns Propagation Delay
LTC6268	500MHz Ultra Low Bias Current FET Input Op Amp	GBW = 500MHz, -3 dB BW = 350MHz, I _b = \pm 3FA
LTC6268-10	4GHz Ultra Low Bias Current FET Input Op Amp	De-Comped Version of the LTC6268, GBW = 4GHz
LTC6409	10GHz Bandwidth, 1.1nV/ $\sqrt{\text{Hz}}$ Differential Amplifier/ADC Driver	$GBW = 10GHz, e_n = 1.1nV/\sqrt{Hz}$
AD9094	8-Bit, 1 GSPS, JESD204B, Quad Analog-to-Digital Converter	4x JESD204B
AD9694	Quad 14-Bit, 500Msps, 1.2V/2.5V ADC	4x JESD204B
LT8331	Low I _Q Boost/SEPIC/Flyback/Inverting Converter	0.5A, 140V Switch
LT8365	Low I _Q Boost/SEPIC/Inverting Converter	1.5A, 150V Switch

Rev.