

# OPTIREG<sup>™</sup> linear voltage regulator TLF4277-2EP

#### Low dropout linear voltage regulator





#### **Features**

- Integrated current monitor
- Overvoltage detection, overtemperature detection and overcurrent detection
- Adjustable output voltage
- · Output current up to 400 mA
- · Adjustable output current limitation
- · Very low current consumption
- Very low dropout voltage
- Stable with ceramic output capacitor of 1 μF
- Wide input voltage range up to 40 V
- Reverse polarity protection
- · Short circuit protection
- Overtemperature shutdown
- Green Product (RoHS compliant)

## **Potential applications**

- Automotive sensor supply
- Automotive telematics systems
- Camera and radar supply


#### **Product validation**

Qualified for automotive applications. Product validation according to AEC-Q100.

## **Description**

The OPTIREG<sup>™</sup> linear voltage regulator TLF4277-2EP is the ideal companion IC to supply critical applications requiring tight current limitation and diagnostics. It provides monitoring and protection features as well as a high side power switch.

The TLF4277-2EP is a monolithic integrated low dropout voltage regulator that can supply loads up to 400 mA. For an input voltage up to 40 V the TLF4277-2EP provides an adjustable output voltage from 3 V to 16 V. The integrated current monitor is a unique feature that provides diagnosis and system protection functionality.





The TLF4277-2EP monitors fault conditions such as overtemperature and output overvoltage and indicates that at the current sense output. The maximum output current limit of the TLF4277-2EP is adjustable to provide additional protection to the connected load.

Via the enable function the TLF4277-2EP can be disabled to reduce power consumption. The PG-TSDSO-14 package provides enhanced thermal performance within an SO8 body size.

Туре	Package	Marking
TLF4277-2EP	PG-TSDSO-14	TLF42772



## **Table of contents**

	Features	1
	Potential applications	1
	Product validation	1
	Description	1
	Table of contents	3
1	Block diagram	5
<b>2</b> 2.1 2.2	Pin configuration	6
3.1 3.2 3.3	General product characteristics  Absolute maximum ratings  Functional range  Thermal resistance	8
4.1 4.2 4.3 4.4	Voltage regulator  Description voltage regulator  Electrical characteristics voltage regulator  Application information for setting the adjustable output voltage  Typical performance characteristics voltage regulator	10 12
<b>5</b> 5.1 5.2	Current consumption         Electrical characteristics current consumption         Typical performance graphs current consumption	16
6 6.1 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6	Current monitor and protection monitor functions  Functional description current and protection monitors  Linear current monitor  Adjustable output current limitation  Overvoltage detection  Thermal shutdown detection  Status output signal  Typical performance graphs current monitor	18 19 20 20 20 21
<b>7</b> 7.1 7.2	Enable function         Description enable function         Electrical characteristics enable function	24
8 8.1 8.2 8.2.1 8.2.2 8.3 8.4 8.5	Application information Application diagram Selection of external components Input pin Output pin Thermal considerations Reverse polarity protection Further application information	25 25 25 26
9	Package information	28



LO	Revision history	′	. 2	29
----	------------------	---	-----	----



**Block diagram** 

## 1 Block diagram




Figure 1 Block diagram



Pin configuration

## 2 Pin configuration

## 2.1 Pin assignment




Figure 2 Pin configuration

#### 2.2 Pin definitions and functions

Pin	Symbol	Function
1	I	IC supply Place a capacitor from I to GND close to the IC pins to compensate line influences.
4	EN	Enable  "High" signal enables the regulator;  "Low" signal disables the regulator;  If the enable function is not needed, then connect EN to I.
7	CSO	Current sense out Current monitor and status output.
8	ST	Status output Digital output with open collector. A "low" signal indicates a fault condition at the regulator output.
10	GND	Ground
12	ADJ	Voltage adjust Connect an external voltage divider to adjust the output voltage.
14	Q	<b>Regulator output</b> Connect a capacitor between Q and GND close to the pins, respecting the values given for its capacitance $C_Q$ and ESR, see <b>Table 2</b> .
-	Exposed pad	<b>Heat sink</b> Connect the exposed pad to GND. It is recommended to connect the exposed pad to a heat sink.



### Pin configuration

Pin	Symbol	Function
2, 3, 5, 6	n.c.	Not connected Not connected internally.
		Connect to PCB GND.
9, 11, 13	n.c.	Not connected Not connected internally. Connect to PCB GND.



**General product characteristics** 

### 3 General product characteristics

#### 3.1 Absolute maximum ratings

#### Table 1 Absolute maximum ratings<sup>1)</sup>

 $T_j$  = -40°C to 150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Voltage ratings							
IC supply I	V <sub>I</sub>	-16	_	45	V	-	P_4.1.1
Enable input EN	$V_{EN}$	-16	_	45	V	-	P_4.1.2
Voltage adjust input ADJ	$V_{ADJ}$	-0.3	_	16	V	-	P_4.1.3
Regulator output Q	$V_{Q}$	-0.3	_	45	V	$V_Q < V_I + 5 V$	P_4.1.4
Current monitor out CSO	$V_{\rm cso}$	-0.3	_	5	V	-	P_4.1.5
Status output	$V_{\rm ST}$	-0.3	_	45	V	2) See also <b>"Status</b>	P_4.1.6
						output signal"	
Temperatures	·	·		•	•		
Junction temperature	T <sub>j</sub>	-40	_	150	°C	-	P_4.1.7
Storage temperature	$T_{\rm stg}$	-55	_	150	°C	-	P_4.1.8
ESD susceptibility		•			•		
ESD susceptibility to GND	$V_{ESD}$	-2	_	2	kV	<sup>3)</sup> HBM	P_4.1.9
ESD susceptibility to GND	$V_{ESD}$	-500	_	500	V	<sup>4)</sup> CDM	P_4.1.10
ESD susceptibility Pin 1, 7, 8, 14 (corner pins) to GND	V <sub>ESD1,7,8,14</sub>	-750	-	750	V	<sup>4)</sup> CDM	P_4.1.11

- 1) Not subject to production test, specified by design.
- 2) In order to prevent uncontrolled current from flowing into the ST pin use a resistor to connect to higher voltage level. Check proper soldering of ST pin, for example by optical inspection.
- 3) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS001 (1.5 k $\Omega$ , 100 pF).
- 4) ESD susceptibility, Charged Device Model (CDM) according JEDEC JESD22-C101.

#### **Notes**

- 1. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.
- 2. Stresses above the ones listed her may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



#### **General product characteristics**

#### 3.2 Functional range

Table 2 Functional range

Parameter	Symbol	\	/alues		Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Input voltage	V <sub>I</sub>	$V_{\rm Q} + V_{\rm dr}$	-	40	V	-	P_4.2.1
Output voltage	$V_{Q}$	3	-	16	V	-	P_4.2.2
Current sense output resistor	R <sub>CSO</sub>	637	_	25.5 k	Ω	_	P_4.2.3
Current sense output capacitor	$C_{\rm cso}$	1	_	4.7	μF	1)	P_4.2.4
Junction temperature	T <sub>i</sub>	-40	-	150	°C	-	P_4.2.5
Output capacitor capacitance	$C_{Q}$	1	-	-	μF	1)2)	P_4.2.6
Output capacitor equivalent series resistance	ESR <sub>CQ</sub>	-	_	10	Ω	1)3)	P_4.2.7

- 1) Not subject to production test, specified by design.
- 2) The minimum output capacitance requirement is applicable for a worst case capacitance tolerance of 30%.
- 3) Relevant ESR value at f = 10 kHz.

Note:

Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

#### 3.3 Thermal resistance

Table 3 Thermal resistance<sup>1)</sup>

Parameter	Symbol	Values		s	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Junction to case	$R_{thJC}$	_	10	_	K/W	Measured to the exposed pad	P_4.3.1
Junction to ambient	$R_{thJA}$	-	142	_	K/W	<sup>2)</sup> Footprint only	P_4.3.2
Junction to ambient	$R_{thJA}$	-	62	_	K/W	<sup>2)</sup> 300 mm <sup>2</sup> PCB heat sink area	P_4.3.3
Junction to ambient	$R_{thJA}$	_	52	_	K/W	<sup>2)</sup> 600 mm <sup>2</sup> PCB heat sink area	P_4.3.4
Junction to ambient	$R_{thJA}$	_	41	_	K/W	<sup>3)</sup> 2s2p PCB	P_4.3.5

<sup>1)</sup> Not subject to production test, specified by design.

<sup>2)</sup> Specified  $R_{thJA}$  value is according to Jedec JESD 51-3 at natural convection on FR4 1s0p board; The product (chip and package) was simulated on a 76.2 × 114.3 × 1.5 mm<sup>3</sup> board with one copper layer (1 × 70  $\mu$ m).

<sup>3)</sup> Specified  $R_{thJA}$  value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (chip and package) was simulated on a 76.2 × 114.3 × 1.5 mm<sup>3</sup> board with 2 inner copper layers (2 × 70  $\mu$ m Cu, 2 × 35  $\mu$ m Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.



**Voltage regulator** 

#### 4 Voltage regulator

#### 4.1 Description voltage regulator

The TLF4277-2EP controls the output voltage  $V_Q$  by comparing the feedback voltage  $V_{ADJ}$  to an internal reference voltage and driving a PNP pass transistor accordingly.

The control loop stability depends on the following factors:

- output capacitor C<sub>0</sub>
- output capacitor ESR
- load current
- chip temperature

To ensure stable operation, the output capacitor's capacitance and its equivalent series resistor ESR requirements given in the **Table 2** must be maintained. For stability details please refer to the typical performance graph "Output Capacitor Series Resistivity  $ESR_{CQ}$ " on **Page 15**. In addition the output capacitor may need to be sized larger to buffer load transients.

An input capacitor  $C_1$  is not needed for the control loop stability, but recommended to buffer line influences. Connect the capacitors close to the IC terminals. In general a buffered supply voltage is recommended for the device, see **Application diagram**.

Protection circuitry prevents the IC as well as the application from destruction in case of catastrophic events. with the integrated safeguards:

- · output current limitation
- reverse polarity protection
- thermal shutdown

#### **Output current limitation**

In order to avoid excessive power dissipation by the pass element and the package, an integrated safe operation monitor reduces the maximum output current for input voltages above  $V_{RAT} = 22 \text{ V}$ .

#### Reverse polarity protection


The TLF4277-2EP allows a negative supply voltage. However, several small currents flowing into the IC increase its junction temperature. This reverse current must be considered in thermal design, respecting that the thermal protection circuit is not operational in reverse polarity condition.

#### Thermal shutdown

The thermal shutdown circuit prevents the IC from immediate destruction in fault condition (for example permanent short circuit at the output) by switching off the power stage. After the chip cools down, the regulator restarts. This leads to oscillations of the output voltage until the fault is removed. However, a junction temperature above 150°C is outside the maximum ratings and therefore significantly reduces the IC lifetime.



#### **Voltage regulator**



Functional block diagram voltage regulator circuit Figure 3



**Voltage regulator** 

### 4.2 Electrical characteristics voltage regulator

#### Table 4 Electrical characteristics voltage regulator

 $V_{\rm BAT}$  = 13.5 V,  $T_{\rm j}$  = -40°C to 150°C, all voltages with respect to ground, direction of currents as shown in **Application diagram** (unless otherwise specified)

Parameter	Symbol		Value	S		Note or Test Condition	Number
		Min.	Тур.	Max.			
Reference voltage	$V_{REF,int}$	-	1.19	_	٧	1)	P_5.2.1
Output voltage tolerance	$V_{\mathrm{Q}}$	-2	-	2	%	$^{2)}$ 1 mA $\leq I_Q \leq$ 300 mA; 9 V $\leq V_{BAT} \leq$ 16 V; 3 V $\leq V_Q \leq$ 14 V with $V_{BAT} > V_Q + 2$ V	P_5.2.2
Output voltage tolerance	$V_{\mathrm{Q}}$	-2	_	2	%	$1 \text{ mA} \le I_{\text{Q}} \le 150 \text{ mA};$ $6 \text{ V} \le V_{\text{BAT}} \le 16 \text{ V};$ $5 \text{ V} \le V_{\text{Q}} \le 15 \text{ V with}$ $V_{\text{BAT}} > V_{\text{Q}} + 1 \text{ V}$	P_5.2.3
Output voltage tolerance	$V_{\mathrm{Q}}$	-2	_	2	%	1 mA $\leq I_{Q} \leq$ 100 mA; 16 V $\leq V_{BAT} \leq$ 32 V <sup>3)</sup> ; 3 V $\leq V_{Q} \leq$ 15 V with $V_{BAT} > V_{Q} + 1$ V	P_5.2.4
Output voltage tolerance	$V_{ m Q}$	-2	_	2	%	1 mA $\leq I_Q \leq$ 10 mA; 32 V $\leq V_{BAT} \leq$ 40 V <sup>3)</sup> ; 3 V $\leq V_Q \leq$ 16 V	P_5.2.5
Output voltage tolerance	$V_{\mathrm{Q}}$	-2	_	2	%	1 mA $\leq I_{Q} \leq$ 100 mA; 5.5 V $\leq V_{BAT} \leq$ 16 V <sup>3)</sup> ; 3 V $\leq V_{Q} \leq$ 14 V with $V_{BAT} > V_{Q} + 2$ V	P_5.2.6
Output voltage tolerance	$V_{\mathrm{Q}}$	-2	_	2	%	300 mA $\leq I_{Q} \leq$ 400 mA; 9 V $\leq V_{BAT} \leq$ 16V <sup>3)</sup> ; 5 V $\leq V_{Q} \leq$ 13.5 V with $V_{BAT} > V_{Q} + 2.5 V$	P_5.2.12
Load regulation steady-state	$dV_{Q,load}$	-30	-5	-	mV	$I_{\rm Q} = 1 \text{ mA to } 250 \text{ mA};$ $V_{\rm BAT} = 6 \text{ V};$ $V_{\rm Q} = 5 \text{ V}$	P_5.2.7
Load regulation steady-state	$\mathrm{d}V_{\mathrm{Q,load}}$	-30	-5	_	mV	$I_{\rm Q}$ = 1 mA to 100 mA; $V_{\rm BAT}$ = 5.5 V; $V_{\rm Q}$ = 3 V	P_5.2.18
Line regulation steady-state	$dV_{Q,line}$	_	5	20	mV	$V_{\text{BAT}} = 6 \text{ V to } 32 \text{ V};$ $I_{\text{Q}} = 5 \text{ mA};$ $V_{\text{Q}} = 5 \text{ V}$	P_5.2.8
Line regulation steady-state	$dV_{Q,line}$	_	5	20	mV	$V_{\text{BAT}} = 5.5 \text{ V to } 32 \text{ V};$ $I_{\text{Q}} = 5 \text{ mA};$ $V_{\text{Q}} = 3 \text{ V}$	P_5.2.19



#### **Voltage regulator**

#### Table 4 **Electrical characteristics voltage regulator** (cont'd)

 $V_{\rm BAT}$  = 13.5 V,  $T_{\rm i}$  = -40°C to 150°C, all voltages with respect to ground, direction of currents as shown in **Application diagram** (unless otherwise specified)

Parameter	Symbol		Value	s	Unit	Note or	Number	
		Min.	Тур.	Max.		Test Condition		
Power supply ripplerRejection	PSRR	65	70	-	dB	$f_{\text{ripple}} = 100 \text{ Hz};$ $V_{\text{ripple}} = 1 \text{ Vpp};$ $V_{\text{Q}} = 5 \text{ V};$ $I_{\text{Q}} < 100 \text{ mA}$	P_5.2.9	
Dropout voltage $V_{dr} = V_{I} - V_{Q}$	$V_{\rm dr}$	_	100	250	mV	$I_{\rm Q} = 100 \text{ mA};$ $I_{\rm Q} = 5 \text{ V}$	P_5.2.10	
Dropout voltage $V_{dr} = V_{I} - V_{Q}$	$V_{\rm dr}$	_	200	500	mV	$I_{\rm Q} = 200 \text{ mA};$ $I_{\rm Q} = 5 \text{ V}$	P_5.2.11	
Dropout voltage $V_{dr} = V_{I} - V_{Q}$	V <sub>dr</sub>	_	400	1000	mV	$I_{\rm Q} = 400 \text{ mA};$ $I_{\rm Q} = 8.5 \text{ V}$	P_5.2.20	
Output current limitation	$I_{Q,max}$	401	_	700	mA	$0 \text{ V} \le V_{\text{Q}} \le 0.95 \times V_{\text{Q,nom}}$	P_5.2.13	
Reverse current	IQ	-2	-1	-	mA	$V_{\text{BAT}} = 0 \text{ V};$ $V_{\text{Q}} = 5 \text{ V};$ $V_{\text{Q}} = 3 \text{ V}$	P_5.2.14	
Reverse current at negative input voltage	I <sub>BAT</sub>	-10	-6	_	mA	$V_{\text{BAT}} = -16 \text{ V};$ $V_{\text{Q}} = 0 \text{ V}$	P_5.2.15	
Overtemperature shutdown threshold	$T_{\rm j,sd}$	151	_	200	°C	1) T <sub>j</sub> increasing	P_5.2.16	
Overtemperature shutdown threshold hysteresis	$T_{\rm j,hy}$	_	15	-	K	<sup>1)</sup> T <sub>j</sub> decreasing	P_5.2.17	

<sup>1)</sup> Not subject to production test, specified by design.

#### 4.3 Application information for setting the adjustable output voltage

The output voltage of the TLF4277-2EP can be adjusted between 3 V and 16 V by an external output voltage divider, closing the control loop to the voltage adjust pin ADJ.

The TLF4277-2EP compares the voltage at pin ADJ to the internal reference voltage of typically 1.19 V in an error amplifier to control the output voltage.

<sup>2)</sup> Referring to the device tolerance only, the tolerance of the resistor divider can cause additional deviation.

<sup>3)</sup> See typical performance graph for details.

<sup>4)</sup> Measured when the output voltage  $V_0$  has dropped 100 mV from its nominal value.



#### **Voltage regulator**




Figure 4 Application detail external components at the output for adjustable voltage regulator

The output voltage is calculated according to **Equation (4.1)**:

$$V_{Q} = (R_1 + R_2)/R_2 \times V_{REF,int}, \text{ neglecting } I_{ADJ}$$
(4.1)

 $V_{\rm REF,int}$  is typically 1.19 V.

To avoid errors caused by leakage current  $I_{ADJ}$  choose a resistor value for  $R_2 < 27 \text{ k}\Omega$ .

The tolerance of the resistors can reduce the accuracy of the output voltage. For good accuracy use resistors with a tolerance of 1% or less for the feedback voltage divider.

## OPTIREG<sup>™</sup> linear voltage regulator TLF4277-2EP







**Voltage regulator** 

#### Typical performance characteristics voltage regulator 4.4


#### Reference voltage $V_{\mathsf{REF},\mathsf{int}}$ versus junction temperature $T_i$




### Dropout voltage $V_{\rm dr}$ versus junction temperature $T_i$



#### Output capacitor $\textit{ESR}_{\text{CQ}}$ versus output current Io



#### Power supply ripple rejection PSRR versus frequency f





**Current consumption** 

#### **Current consumption** 5

#### **Electrical characteristics current consumption 5.1**

#### Table 5 **Electrical characteristics current consumption**

 $V_{\rm BAT}$  = 13.5 V,  $T_{\rm j}$  = -40°C to 150°C, all voltages with respect to ground; direction of currents as shown in **Application diagram** (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	<b>Note or Test Condition</b>	Number	
		Min.	Тур.	р. Мах.				
Current consumption	$I_{\rm q,on}$	_	150	200	μΑ	I <sub>O</sub> ≤ 200 μA;	P_6.1.1	
	4,5					T <sub>i</sub> ≤ 25°C;		
						$V_{\rm EN} = 5 \text{ V};$		
						$I_{q} = I_{I} - I_{Q} - I_{CSO}$		
Current consumption	$I_{\rm q,on}$	_	_	250	μΑ	I <sub>O</sub> ≤ 200 μA;	P_6.1.2	
	40.1					$T_{\rm j} \leq 85^{\circ}\text{C};$		
						$V_{\rm EN} = 5 \text{ V};$		
						$I_q = I_1 - I_Q - I_{CSO}$		
Current consumption	$I_{\rm q,on}$	_	1.2	2.6	mA	$I_0 = 50 \text{ mA};$	P_6.1.3	
						$V_{\rm EN} = 5 \text{ V};$		
						$I_q = I_1 - I_Q - I_{CSO}$		
Current consumption	$I_{\rm q,on}$	_	5.5	11	mA	I <sub>O</sub> = 200 mA;	P_6.1.4	
	4,5					$V_{\rm EN} = 5 \text{ V};$		
						$I_{q} = I_{I} - I_{Q} - I_{CSO}$		
Current consumption	$I_{q,on}$	_	10	24	mA	$I_0 = 300 \text{ mA};$	P_6.1.8	
	,					$V_{\rm EN} > 2 \text{ V};$		
						$I_q = I_1 - I_Q - I_{CSO}$		
Current consumption	$I_{\rm q,off}$	_	_	3	μΑ	<i>T</i> <sub>i</sub> ≤ 25°C;	P_6.1.5	
	10-1					$V_{EN} = 0 \text{ V};$		
						$I_{q} = I_{l} - I_{Q}$		
Current consumption	$I_{\rm q,off}$	_	_	5	μΑ	<i>T</i> <sub>i</sub> ≤ 85°C;	P_6.1.6	
	4,5					$V_{\rm EN} = 0 \text{ V};$		
						$I_{q} = I_{l} - I_{Q}$		
Current consumption	$I_{\rm q,off}$	_	_	15	μΑ	<i>T</i> <sub>j</sub> ≤ 85°C;	P_6.1.7	
·	4,011					$V_{\rm EN} = 0.8  \rm V;$		
						$I_{q} = I_{1} - I_{Q}$		

## OPTIREG<sup>™</sup> linear voltage regulator TLF4277-2EP







**Current consumption** 

#### Typical performance graphs current consumption **5.2**


## Current consumption $I_{q,off}$ versus junction temperature $T_j$



#### Current consumption $I_{q,on}$ versus junction temperature $\vec{T}_{i}$



## Current consumption $I_{\rm q,on}$ versus output current $I_0$





**Current monitor and protection monitor functions** 

### 6 Current monitor and protection monitor functions

#### 6.1 Functional description current and protection monitors

The TLF4277-2EP provides a set of advanced monitoring features.

The CSO output offers monitoring of the current flowing out of the power stage.

In addition the current limitation can be adjusted via an external resistor. Via dedicated voltage levels the CSO output reports events that the implemented protection functions detect. An external microcontroller can evaluate this information can for system analysis and failure identification.

The TLF4277-2EP monitors the following events:

- overcurrent
- overvoltage
- · temperature shutdown

The TLF4277-2EP indicates each of these fault conditions at the digital output pin ST.




Figure 5 Functional block diagram current monitor and protection monitor

To reduce potential side effects from the supply voltage  $V_{\rm BAT}$  additional filtering of the supply voltage is recommended. Place a 100 nF capacitor as close a possible to the IC terminal connected to  $V_{\rm BAT}$ .

**Figure 6** shows the output level at the CSO pin versus the operation or fault condition. The graph is valid for the following set up of external components:

$$C_{CSO} = 2.2 \, \mu F$$

 $R_{\rm CSO} = 1.5 \text{ k}\Omega$ 

Note:

In case of high input voltage ( $V_i > 20 V$ ), high junction temperature ( $T_j > 151 ^{\circ}$ C) with the CSO pin directly connected to GND, the return to normal operation from the thermal shutdown mode is not ensured.

# **(infineon**

#### **Current monitor and protection monitor functions**




Figure 6 Output levels and functionality of the CSO output

Note: The graph is just an example and only valid for the set up of external components described above.

#### 6.1.1 Linear current monitor

Inside the linear current sense band the TLF4277-2EP drives the current at the CSO directly proportional to the output current  $I_0$ .

The level of the current  $I_{CSO}$  can be calculated according to **Equation (6.1)**:

(6.1)

$$I_{CSO} = \frac{I_{Q}}{F_{IQACSO}}$$



**Current monitor and protection monitor functions** 

#### 6.1.2 Adjustable output current limitation

The TLF4277-2EP has an adjustable current limitation for the current flowing out of the power stage. If the level of the output current exceeds the defined current limit threshold ( $I_{Q,lim}$ ), then the TLF4277-2EP limits the output current.

Setting of the adjustable current limitation:

(6.2)

$$I_{Q,lim} = \frac{2.55V \times F_{IQACSO}}{R_{CSO}}$$

The TLF4277-2EP applies a voltage level defined in "CSO voltage level current limitation" on Page 22 at the CSO pin. In addition the TLF4277-2EP sets the ST pin "low".

Note:

During power up of the device, the regulator works in output current limitation, regardless of the protection function according to "Output current limitation" on Page 13, limiting the output current or the adjustable output current limitation according to "Adjustable current limit range" on Page 21. If an adjustable current limit is set, then the TLF4277-2EP sets the status output pin ST "low" as long as the adjustable current limitation is active during power up sequence.

To achieve a current limitation of for example 170 mA the following configuration can be used:

$$I_{Q,lim} = \frac{2.55V \times 100}{1.5k\Omega} = 170\text{mA}$$

FIQ/ICSO = 100

 $R_{\rm CSO}$  = 1.5 k $\Omega$ 

#### 6.1.3 Overvoltage detection

To detect a possible short circuit of the output to a higher supply rail the TLF4277-2EP has an overvoltage detection implemented. If the voltage level at the ADJ pin is 20% above the internal reference voltage  $V_{\text{REF,int}}$  defined in "Reference voltage" on Page 12, then the TLF4277-2EP detects overvoltage.

In case of overvoltage the TLF4277-2EP sets the CSO pin to a voltage level defined in "CSO voltage level overvoltage detected" on Page 22. In addition the TLF4277-2EP sets the ST pin "low".

#### 6.1.4 Thermal shutdown detection

If the junction temperature exceeds the limits defined in the "Overtemperature shutdown threshold" on Page 13, then the TLF4277-2EP disables the output voltage. In this case the TLF4277-2EPsets the CSO pin to a voltage level defined in "CSO voltage level overtemperature detected" on Page 22. In addition the TLF4277-2EP sets the ST pin "low".



#### **Current monitor and protection monitor functions**

#### 6.1.5 Status output signal

The ST pin is an open collector output. An external pull-up resistor must be placed for functionality and to limit the current into the pin (for example connect via a resistor to "Q"). Do not connect the ST pin directly to a supply voltage, because this may damage the the TLF4277-2EP.

If at least one of the monitored protection functions (overcurrent, overvoltage and temperature shutdown) is active, then the TLF4277-2EP sets the ST pin "low".

#### Table 6 **Electrical characteristics current monitor function**

 $V_{\rm BAT}$  = 13.5 V,  $T_{\rm j}$  = -40°C to 150°C, all voltages with respect to ground, direction of currents as shown in **Application diagram** (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	<b>Note or Test Condition</b>	Number
		Min.	Тур.	Max.			
Linear current monitor	-	•			•		,
Current monitor factor $F_{IQ/ICSO} = I_Q/I_{CSO}$	F <sub>IQ/ICSO</sub>	95	100	105	-	$T_{\rm j} = -40^{\circ} \text{ to } 125^{\circ}\text{C};$ $10 \text{ mA} \le I_{\rm Q} \le 150 \text{ mA};$ $V_{\rm IN} = 9 \text{ V to } 16 \text{ V};$ $V_{\rm Q} = 5 \text{ V to } 14 \text{ V};$ $V_{\rm IN} > V_{\rm Q} + 2.0 \text{ V}^{1)}$	P_7.1.1
Current monitor factor $F_{\text{IQ/ICSO}} = I_{\text{Q}}/I_{\text{CSO}}$	F <sub>IQ/ICSO</sub>	95	100	105	_	$T_{\rm j} = -40^{\circ} \text{ to } 125^{\circ}\text{C};$ $10 \text{ mA} \le I_{\rm Q} \le 100 \text{ mA};$ $V_{\rm IN} = 9 \text{ V to } 16 \text{ V};$ $V_{\rm Q} = 3 \text{ V to } 14 \text{ V};$ $V_{\rm IN} > V_{\rm Q} + 2.0 \text{ V}^{2)}$	P_7.1.2
Current monitor factor $F_{IQ/ICSO} = I_Q/I_{CSO}$	F <sub>IQ/ICSO</sub>	90	100	110	-	1 mA $\leq I_Q \leq$ 400 mA; $V_{IN} = 9 \text{ V to } 16 \text{ V};$ $V_Q = 5 \text{ V}$	P_7.1.5
Current monitor factor $F_{IQ/ICSO} = I_Q/I_{CSO}$	F <sub>IQ/ICSO</sub>	90	100	110	_	1 mA $\leq I_Q \leq$ 300 mA; $V_{IN} = 9 \text{ V to } 16 \text{ V};$ $V_Q = 3 \text{ V}$	P_7.1.3
CSO current at no load condition	I <sub>CSO,off</sub>	_	_	550	nA	no load connected at Q; $R_2 = 27 \text{ k}\Omega$ ; $V_Q = 5 \text{ V}$	P_7.1.6
Adjustable current limitation		-		*			
Adjustable current limit range	$I_{\mathrm{Q,lim}}$	10	_	400	mA	637 $\Omega < R_{CSO} < 25.5 \text{ k}\Omega;$ $V_{Q} >= 5V;$ $V_{Q} < 0.95 \times V_{Q,nom}^{1}$	P_7.1.7
Adjustable current limit range	$I_{\mathrm{Q,lim}}$	10	_	300	mA	850 < $R_{CSO}$ < 25.5 kΩ; 5 V > $V_Q$ > = 3V; $V_Q$ < 0,95 × $V_{Q,nom}$ 1)	P_7.1.11
Adjustable current limit tolerance	$I_{ m Q,lim}$	-10	-	10	%	10 mA $\leq I_{Q,lim} \leq$ 300 mA; $T_j = -40^{\circ}$ to 125°C; $0.95 \times V_{Q,nom} > V_Q$ > 2.85  V	P_7.1.8



#### **Current monitor and protection monitor functions**

#### Table 6 **Electrical characteristics current monitor function** (cont'd)

 $V_{\rm BAT}$  = 13.5 V,  $T_{\rm j}$  = -40°C to 150°C, all voltages with respect to ground, direction of currents as shown in **Application diagram** (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Adjustable current limit tolerance	$I_{\mathrm{Q,lim}}$	-10	_	10	%	300 mA $\leq I_{Q,lim} \leq$ 400 mA; $T_j = -40^{\circ}$ to 125°C; $0.95 \times V_{Q,nom} > V_Q > 4.5 \text{ V}$	P_7.1.4
Adjustable current limit tolerance	$I_{\mathrm{Q,lim}}$	-10	_	25	%	10 mA $\leq I_{Q,lim} \leq 400$ mA; $T_j = -40^{\circ}$ to 125°C; $0.95 \times V_{Q,nom} > V_Q > 0$ V	P_7.1.15
CSO voltage level current limitation	V <sub>CSO,cur_lim</sub>	2.45	2.55	2.65	V	$V_{\rm Q} < 0.95 \times V_{\rm Q,nom}^{1}$	P_7.1.9
Output level overvoltage							
CSO voltage level overvoltage detected	V <sub>cso,ov</sub>	3.0	3.1	3.2	V	$V_{\text{ADJ}} > 1.2 \times V_{\text{REF,nom}}^{1)}$	P_7.1.10
Output level overtemperature	1			•			
CSO voltage level overtemperature detected	$V_{\rm CSO,TSD}$	2.65	2.8	2.95	V	<sup>3)</sup> 151°C < T <sub>j</sub> < 180°C	P_7.1.12
Status output signal	1			•			
Status output digital signal "low" voltage	$V_{\rm ST,low}$	_	0.2	0.4	V	I <sub>ST</sub> ≤ 1.8 mA	P_7.1.13
Status output digital signal sink current	I <sub>ST</sub>	_	-	1.8	mA	-	P_7.1.14

<sup>1)</sup> Referring to the device tolerance only, the tolerance of the external components can cause additional deviation.

<sup>2)</sup> Referring to the device tolerance only, the tolerance of the external components can cause additional deviation.


<sup>3)</sup> Not subject to production test, specified by design.




**Current monitor and protection monitor functions** 

## 6.1.6 Typical performance graphs current monitor

## Current monitor factor $F_{IQ/ICSO}$ versus output current $I_{Q}$



## External current limitation $I_{\rm Q,lim}$ versus junction temperature $T_{\rm j}$





#### **Enable function**

#### 7 **Enable function**

#### 7.1 **Description enable function**

The EN input can switch on or switch off device. A voltage level above  $V_{\rm EN,high}$  applied to the EN input switches the device on completely. A voltage level below  $V_{\rm EN,low}$  sets the device to low quiescent current mode. In low quiescent current mode the device is turned off and is not functional. The EN input has a built in hysteresis to avoid toggling between on-state and off-state when signals with slow slope are applied to the input. The EN input has an internal pull-down resistor.

#### **Electrical characteristics enable function** 7.2

#### Table 7 **Electrical characteristics enable function**

 $V_{\rm BAT}$  = 13.5 V,  $T_{\rm i}$  = -40°C to 150°C, all voltages with respect to ground, direction of currents as shown in **Application diagram** (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Enable "low" signal valid	$V_{\rm EN,low}$	-	-	0.8	V	-	P_8.2.1
Enable "high" signal valid	$V_{\rm EN,high}$	2	-	_	V	See startup time P_8.2.7	P_8.2.2
Enable threshold hysteresis	$V_{\rm EN,hyst}$	50	_	_	mV	-	P_8.2.3
Enable input current	I <sub>EN,high</sub>	_	_	5	μΑ	V <sub>EN</sub> = 5 V	P_8.2.4
Enable input current	I <sub>EN,high</sub>	-	-	20	μΑ	V <sub>EN</sub> < 18 V	P_8.2.5
Enable internal pull-down resistor	R <sub>EN</sub>	0.94	1.5	2.5	МΩ	V <sub>EN</sub> < 5 V	P_8.2.6
Startup time	t <sub>EN</sub>	-	180	-	μs	$C_{\rm Q}$ = 1 $\mu$ F; $V_{\rm Q,nom}$ = 5 V; $I_{\rm Q,load}$ = 150 mA; time from $V_{\rm EN}$ > 2 V; (0 V to 5 V transition) until $V_{\rm Q}$ = 0.9 × $V_{\rm Q,nom}$	P_8.2.7



**Application information** 

### 8 Application information

Note:

The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

#### 8.1 Application diagram




Figure 7 Application diagram

#### 8.2 Selection of external components

#### 8.2.1 Input pin

**Figure 7** shows the typical input circuitry for a linear voltage regulator.

A ceramic capacitor at the input in the range of 100 nF to 470 nF is recommended to filter the high frequency disturbances imposed from the line, such as ISO pulses 3a/b. Place this capacitor as close as possible to the input pin of the linear voltage regulator on the PCB.

An aluminum electrolytic capacitor in the range of 10  $\mu$ F to 470  $\mu$ F is recommended as an input buffer to damp high energy pulses, such as ISO pulse 2a. Place this capacitor close to the input pin of the linear voltage regulator on the PCB.

An overvoltage suppressor diode can be used to further suppress any high voltage beyond the maximum rating of the linear voltage regulator and protect the device against any damage due to overvoltage above 45 V.

The external components at the input are not mandatory for the operation of the voltage regulator, but they are recommended in order to protect the voltage regulator from external disturbances and damages.

#### 8.2.2 Output pin

An output capacitor is mandatory for the stability of linear voltage regulators.

The requirement to the output capacitor is given in **Functional range**. The graph **"Output capacitor ESRCQ versus output current IQ" on Page 15** shows the stable operation range of the device.



#### **Application information**

The TLF4277-2EP is designed to be stable with extremely low ESR capacitors. According to the automotive requirements, ceramic capacitors with X5R or X7R dielectrics are recommended.

The output capacitor should be placed as close as possible to the regulator's output and GND pins and on the same side of the PCB as the regulator itself.

In case of rapid transients of input voltage or load current, the capacitance should be dimensioned in accordance and verified in the real application that the output stability requirements are fulfilled.

#### 8.3 Thermal considerations

The total power dissipation can be calculated from the known input voltage, the output voltage and the load profile of the application:

$$P_{\rm D} = (V_{\rm I} - V_{\rm O}) \times I_{\rm O} + V_{\rm I} \times I_{\rm q} \tag{8.1}$$

with

- P<sub>D</sub>: continuous power dissipation
- V<sub>1</sub>: input voltage
- V<sub>O</sub>: output voltage
- *I*<sub>o</sub>: output current
- I<sub>q</sub>: quiescent current

The maximum acceptable thermal resistance  $R_{\text{th,IA}}$  is:

$$R_{\text{thJA,max}} = \left( T_{\text{j,max}} - T_{\text{a}} \right) / P_{\text{D}} \tag{8.2}$$

with

- T<sub>i,max</sub>: maximum allowed junction temperature
- T<sub>a</sub>: ambient temperature

Based on the above calculation the proper PCB type and the necessary heat sink area can be determined with reference to the specification in **Thermal resistance**.

Example

Application conditions:

$$V_1 = 13.5 \text{ V}$$

$$V_0 = 5 \text{ V}$$

$$I_{\rm Q} = 100 \, {\rm mA}$$

$$T_a = 85^{\circ} \text{C}$$

Calculation of  $R_{thJA.max}$ :

$$P_{\rm D} = (V_{\rm I} - V_{\rm Q}) \times I_{\rm Q} + V_{\rm I} \times I_{\rm q}$$
  
= (13.5 V - 5 V) × 100 mA + 13.5 V × 5.0 mA  
= 0.850 W + 0.068 W  
= 0.918 W  
 $R_{\rm thJA,max} = (T_{\rm j,max} - T_{\rm a}) / P_{\rm D}$   
= (150°C - 85°C) / 0.918 W = 70.8 K/W



#### **Application information**

As a result, the PCB design must ensure a thermal resistance  $R_{thJA}$  of less than 70.8 K/W. According to **Thermal resistance**, at least 300 mm<sup>2</sup> heatsink area is needed on the FR4 1s0p PCB, or the FR4 2s2p board can be used.

#### 8.4 Reverse polarity protection

TLF4277-2EP is self protected against reverse polarity faults and allows negative supply voltage. An external reverse polarity diode is not needed. However, the absolute maximum ratings of the device as specified in **Absolute maximum ratings** must be maintained.

The reverse voltage causes several small currents to flow into the IC, which increase its junction temperature. As the thermal shut down circuitry does not work in reverse polarity condition, the application design must consider this in the thermal design.

#### 8.5 Further application information

For further information you may contact <a href="http://www.infineon.com/">http://www.infineon.com/</a>



#### **Package information**

## 9 Package information




Figure 8 PG-TSDSO-14<sup>1)</sup>

#### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-compliant (i.e. Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

#### **Further information on packages**

https://www.infineon.com/packages



**Revision history** 

#### **Revision history** 10

Revision	Date	Changes
1.0	2021-07-23	Datasheet created

#### Trademarks

Edition 2021-07-23 Published by Infineon Technologies AG 81726 Munich, Germany

© 2021 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference Z8F60143250

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.