Am27LS02/27LS03

64-Bit Low-Power Inverting-Output Bipolar RAM

DISTINCTIVE CHARACTERISTICS

- Fully decoded 16 word x 4-bit low-power Schottky RAMs
- Low Power
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with open-collector outputs (Am27LS02) or with three-state outputs (Am27LS03)
- Pin-compatible replacements for 74LS289, (use Am27LS02); for 74LS189, (use Am27LS03)

GENERAL DESCRIPTION

The Am27LS02 and Am27LS03 are 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select (CS) input and open-collector OR tieable outputs (Am27LS02) or three-state outputs (Am27LS03).


An active LOW Write line (\overline{WE}) controls the writing/reading operation of the memory. When the chip select and write lines are LOW the information on the four data inputs D₀ to

 D_3 is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four inverting outputs $\overline{O_0}$ to $\overline{O_3}$.

During the writing operation or when the chip select line is HIGH the four outputs of the memory go to an inactive high-impedance state.

BLOCK DIAGRAM



MODE SELECT TABLE

Input CS WE		Data Output	Mode	
		Data <u>Output</u> Status O ₀ - O ₃		
L	L	Output Disabled	Write	
L	н	Selected Word (Inverted)	Read	
Н	X	Output Disabled	Deselect	


H = HIGH L = LOW X = Don't Care

PRODUCT SELECTOR GUIDE

Access Time	55 ns	65 ns
lcc	35 mA	38 mA
Temperature Range	С	М
Open Collector	Am27	7LS02
Three-State	Am27	7LS03


Publication # Rev. Amendment 08062 A /0
Issue Date: May 1986

CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

LOGIC SYMBOL



ORDERING INFORMATION (Cont'd.)

Standard Products


AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number

B. Speed Option (if applicable)

C. Package Type

D. Temperature Range

E. Optional Processing



Valid Combinations					
AM27LS02	PC, PCB.				
AM27LS03	DC, DCB				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.


ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type





Valid Combinations M27LS02 /BEA, /BFA AM27LS03 /BEA

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
Ambient Temperature with
Power Applied55 to +125°C
Supply Voltage0.5 V to +70 V
DC Voltage Applied to Outputs0.5 V to +Voc Max
DC Input Voltage0.5 V to +5.5 V
Output Current into Outputs
DC Input Current30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0 to +75°C
Supply Voltage	+4.75 V to +5.25 V
Military (M) Devices	
Temperature	55 to +125°C
Supply Voltage	. +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

See Note 5

DC CHARACTERISTICS over operating range unless otherwise specified*

Parameter	Parameter	Test Conditions			Am27LS02/27LS03			
Symbol	Description				Min.	Typ.	Max.	Units
V _{OH} (Note 2)	Output HIGH		I _{OH} = -5.2 mA	COM'L			+	
(14010-2)	Voltage	V _{IN} = V _{IH} or V _{IL} I _{OH} = -2.0 mA		MIL	2.4	3.2		Volts
VoL	Output LOW	V _{CC} = Min.,	IOL = 8 mA			350	450	
	Voltage	VIN = VIH or VIL	I _{OL} = 10 mA			380	500	mV
ViH	Input HIGH Level	Guaranteed Input Logical HIGH		COM'L	2.0			
		Voltage for Ali Input	s (Note 3)	MIL	2.1	 		
VIL Input LOW Level	Input LOW Level	Guaranteed Input Logical LOW		COM'L			0.8	Volts
·		Voltage for All Input	Voltage for All Inputs (Note 3) MIL			0.8		
IL	Input LOW Current	V _{CC} = Max.,	WE, D ₀ -D ₃ , A ₀ -A ₃			-15	-250	
	<u> </u>	V _{IN} = 0.40 V				-30	~250	μΑ
IH	Input HIGH Current	V _{CC} = Max., V _{IN} = 2.7 V				0	10	μА
SC Note 2)	Output Short Circuit Current	V _{CC} = Max., V _{OUT} = 0.0 V (Note	V _{CC} = Max., V _{OUT} = 0.0 V (Note 4)		-20	-45	-90	
cc	Power Supply	All Inputs = GND		COM'L		30	35	mΑ
	Current	V _{CC} = Max.		MIL		30	38	
/cL	Input Clamp Voltage	V _{CC} = Min., I _{fN} = -18	3 mA			~0.85	-1.2	Volts
ICEX	Output Leakage	VCS = VIH or VWE=V VOUT = 2.4 V, VCC =	IL Max.			0	40	
	Current	VCS = VIH or VWE = VOUT = 0.4 V, VCC =	V _{IL}	(Note 2)	-40	0		μΑ

Notes: 1. Typical limits are at $V_{CC} = 5.0 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

2. This applies to three-state devices only.

These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do
not attempt to test these values without suitable equipment.

Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
 Operating specifications with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance Testing performed instantaneously where TA = TC = TJ.


 $\theta_{\rm JA} \approx 50^{\circ} \rm fw$ (with moving air) for ceramic DIPs. $\theta_{\rm JC} \approx 10-17^{\circ} \rm fw$ for flatpack and leadless chip carrier.


*See the last page of this spec for Group A Subgroup Testing information.

SWITCHING TEST CIRCUIT

SWITCHING TEST WAVEFORM

KEY TO THE SWITCHING WAVEFORMS





WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
<u> </u>	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
₩	DOES NOT	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

	1			Am27LS02/Am27LS03			
		i al alliotoi	C Devices		M Devices		1
	Parameter Symbol		Min.	Max.	Min.	Max.	Units
1	t _{PLH} (A)	Dolou from Address to Outside					
2	t _{PHL} (A)	Delay from Address to Output		55		65	ns
3	t _{PZH} (CS)	Delay from Chip Select (LOW) to Active				· · · · · · · · · · · · · · · · · · ·	
4	tpZL(CS)	Output and Correct Data		30		35	ns
5	t _{PZH} (WE)	Delay from Write Enable (HIGH)					
6	t _{PZL} (WE)	to Active Output and Correct Data (Write Recovery - See Note 1)	30	30		35	ns
7	t _s (A)	Setup Time Address (Prior to Initiation of Write)	0		0		ns
8	t _h (A)	Hold Time Address (After Termination of Write)	0		0		ns
9	t _s (DI)	Setup Time Data Input (Prior to Termination of Write)	45		55		ns
10	th(DI)	Hold Time Data Input (After Termination of Write)	0		0		ns
11	t _{pw} (WE)	Min Write Enable Pulse Width to Insure Write	45		55		ns
12	t _{PHZ} (CS)	Delay from Chip Select (HIGH) to	 				119
13	tpLZ(CS)	Inactive Output (HI-Z)		30		35	ns
14	t _{PLZ} (WE)	Delay from Write Enable (LOW)	1				
15	t _{PHZ} (WE)	to Inactive Output (HI-Z)		30		35	ns

Notes: 1. Output is preconditioned to data in (inverted) during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)


2. tp_H(A) and tpHL(A) are tested with S₁ closed and C_L = 30 pF with both input and output timing referenced to 1.5 V.

3. For open collector, all delays from Write Enable (WE) or Chip Select (CS) inputs to the Data Output (Dout), tpLZ(CS), tpZ(WE) and tpZ(CS) are measured with S₂ closed and C_L = 30 cF and with both the input and output (Dout), tpLZ(CS),

For open collector, all delays from Write Enable (WE) or Chip Select (CS) inputs to the Data Output (D_{OUT}), t_{PLZ}(WE), t_{PLZ}(CS), t_{PLZ}(WE) and t_{PZL}(CS) are measured with S₁ closed and C_L = 30 pF and with both the input and output timing referenced to 1.5 V.
 For 3-state output, t_{PZH}(WE) and t_{PZH}(CS) are measured with S₁ open, C_L = 30 pF and with both the input and output timing referenced to 1.5 V. t_{PLZ}(WE) and t_{PLZ}(CS) are measured with S₁ closed, C_L = 30 pF and with both the input and output timing referenced to 1.5 V. t_{PLZ}(WE) and t_{PLZ}(CS) are measured with S₁ open and C_L ≤ 5 pF and are measured between the 1.5 V level on the output. t_{PLZ}(WE) and t_{PLZ}(CS) are measured with S₁ closed and C_L ≤ 5 pF and are measured between the 1.5 V level on the input and the V_{OL}+500 mV level on the output.


*See the last page of this spec for Group A Subgroup Testing information.

SWITCHING WAVEFORMS



Write Mode

Write Cycle Timing. The cycle is initiated by an address change. After $t_s(A)$ min, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse, $t_h(A)$ min must be allowed before the address may be changed again. The output will be inactive (floating for the Am27LS03) while the write enable is (WE) LOW.



Read Mode

Switching delays from address and chip select inputs to the data output. For the Am27LS03 disabled output is "OFF", represented by a single center line. For the Am27LS02, a disabled output is HIGH.

GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

Parameter Symbol	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL}	1, 2, 3
ارل	1, 2, 3
lін	1, 2, 3
Isc	1, 2, 3
lcc	1, 2, 3
V _{CL}	1, 2, 3
ICEX	1, 2, 3

SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups	
1	t _{PLH} (A)	0.40.44				
2	t _{PHL} (A)	9, 10, 11	9	t _s (DI)	9, 10, 11	
3	t _{PZH} (CS)	0.40.44	4.0			
4	t _{PZL} (CS)	9, 10, 11	10	t _h (DI)	9, 10, 11	
5	t _{PZH} (WE)					
6	t _{PZL} (WE)	9, 10, 11	11	t _{pw} (WE)	9, 10, 11	
7	1 (A) 0 10 1	0 40 44	12	t _{PHZ} (CS)		
<u>'</u>	t _s (A)	9, 10, 11		t _{PLZ} (CS)	9, 10, 11	
8		0.40.44	14	t _{PLZ} (WE)		
	t _h (A)	9, 10, 11	15	t _{PHZ} (WE)	9, 10, 11	

MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.