



AC-DC Front-End Power Supply

The TET2200-12-086 Series is a 2200 Watt AC-DC power-factor-corrected (PFC) and DC/DC power supply that converts standard AC mains power or high voltage DC bus voltages into a main output of 12 VDC for powering intermediate bus architectures (IBA) in high performance and reliability servers, routers, and network switches.

The TET2200-12-086 Series meets international safety standards and displays the CE-Mark for the European Low Voltage Directive (LVD).





Key Features & Benefits

- Best-in-class, Meet 80 PLUS "Titanium" efficiency
- Wide input voltage range: 180 264 VAC / 2200 W, 90 - 180 VAC /1200 W
- AC input with power factor correction
- Always-on 42 W standby output (12 V / 3.5 A)
- Hot-plug capability
- Parallel operation with active current sharing thru analog bus
- Full digital controls for improved performance
- High density design: 54.1 W/in³
- Small form factor: 86.3 x 39.3 x 196.5 mm (3.4 x 1.5 x 7.7 in)
- Up to 400 kHz
- I2C communication interface with Power Management Bus protocol for monitoring, control, and firmware update via bootloader
- Overtemperature, output overvoltage and overcurrent protection
- RoHS Compliant
- Status LED with fault signaling

Applications

- High Performance Servers
- Routers
- Switches



1. ORDERING INFORMATION

TET	2200	-	12	-	086	х	Α	Option Code
Product Family	Power Level	Dash	V1 Output	Dash	Width	Airflow	Input	
TET Front-End	2200 W		12 V		86.3 mm	N: Normal ¹⁾ R: Reverse ²⁾	A: AC	Blank: Standard model

1) Rear to front 2) Front to rear

2. OVERVIEW

The TET2200-12-086 Series is a fully DSP controlled, highly efficient front-end power supply. It incorporates resonant-soft-switching technology and interleaved power trains to reduce component stresses, providing increased system reliability and very high efficiency. With a wide input operating voltage range and minimal linear derating of output power with respect to ambient temperature, the TET2200-12-86NA maximizes power availability in demanding server, switch, and router applications. The power supply is fan cooled and ideally suited for server integration with a matching airflow path.

The PFC stage is digitally controlled using a state-of-the-art digital signal processing algorithm to guarantee best efficiency and unity power factor over a wide operating range.

The DC-DC stage uses soft switching resonant techniques in conjunction with synchronous rectification. An active OR-ing device on the output ensures no reverse load current and renders the supply ideally suited for operation in redundant power systems. The always-on +12V standby output provides power to external power distribution and management controllers. Its protection with an active OR-ing device provides for maximum reliability.

Status information is provided with front-panel LED. In addition, the power supply can be monitored and controlled (i.e. fan speed setpoint) via I2C communication interface with Power Management Bus protocol. It allows full monitoring of the supply, including input and output voltage, current, power, and inside temperatures. The same I2C bus supports the bootloader to allow field update of the firmware in the DSP controllers.

Cooling is managed by a fan, controlled by the DSP controller. The fan speed is adjusted automatically depending on the actual power demand and supply temperature and can be overridden through the I2C buses.




Figure 1. TET2200-12-086 Series Block Diagram

3. ABSOLUTE MAXIMUM RATINGS

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long-term reliability and cause permanent damage to the supply.

PARAME1	TER .	CONDITIONS / DESCRIPTION	MIN	MAX	UNITS
Vi maxc	Maximum Input	Continuous		264	VAC



Asia-Pacific +86 755 298 85888 Europe, Middle East +353 61 49 8941

4. INPUT

General Condition: $T_A = 0...+55$ °C, unless otherwise noted.

PARAMET	ER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
V _{i nom}	AC Nominal Input Voltage		100	230	240	VAC
V_i	AC Input Voltage Ranges	Normal operating ($V_{i min}$ to $V_{i max}$)	90		264	VAC
V _{i nom DC}	DC Nominal Input Voltage	Rated HVDC		240		VDC
ViDC	DC Input Voltage Ranges	Normal operating ($V_{i min}$ to $V_{i max}$)	180		300	VDC
V _{i derated}	Derated Input Voltage Range	See section 10.3	90		180	VAC
l _{i max}	Max Input Current	V ₁ > 200 VAC, >100 VAC			15	Arms
l _{ip}	Inrush Current Limitation	$V_{i min}$ to $V_{i max}$, $T_{NTC} = 25$ °C (See Figure 2)			35	Ap
Fi	Input Frequency		47	50/60	63	Hz
PF	Power Factor	<i>V_{i nom}</i> , 50Hz, > 0.2 <i>I</i> _{1 nom}	0.95	0.96		W/VA
Vi on	Turn-on Input Voltage ²⁾	Ramping up	84	87	90	VAC
V _{i off}	Turn-off Input Voltage ²⁾	Ramping down	79	82	85	VAC
		$V_1 = 230 \text{ VAC}, 0.1 \cdot I_{X \text{ nom}}, V_{X \text{ nom}}, T_A = 25 ^{\circ}\text{C}$	90			
η	Efficiency Without Fan	$V_1 = 230 \text{ VAC}, 0.2 \cdot k_{\text{nom}}, V_{\text{x nom}}, T_{\text{A}} = 25^{\circ}\text{C}$	94			%
		$V_i = 230 \text{ VAC}, 0.5 \cdot I_{x \text{ nom}}, V_{x \text{ nom}}, T_A = 25 ^{\circ}\text{C}$ $V_i = 230 \text{ VAC}, I_{x \text{ nom}}, V_{x \text{ nom}}, T_A = 25 ^{\circ}\text{C}$	96 91			
Thold	Hold-up Time	After last AC 45C degree (Worst case), $V_1 > 11.7V$, V_{SB} within regulation, $V_1 = 230$ VAC, $0.7P_{X \text{ nom}}$	10	11		ms

²⁾ The Front-End is provided with a typical hysteresis of 5 V during turn-on and turn-off within the ranges.

4.1 INPUT FUSE

Quick-acting 20 A input fuses $(5.4 \times 22.5 \text{ in mm})$ in series with the L-line inside the power supply protect against severe defects. The fuses are not accessible from the outside and are therefore not serviceable parts.

4.2 INRUSH CURRENT

The AC-DC power supply exhibits an X-capacitance of only 3.88 μF, resulting in a low and short peak current, when the supply is connected to the mains. The internal bulk capacitor will be charged through a PTC which will limit the inrush current.

NOTE: Do not repeat plug-in / out operations below 5 sec interval time at maximum input, high temperature condition, or else the internal in-rush current limiting device PTC may not sufficiently cool down and excessive inrush current or component failure(s) may result.




Figure 2. Inrush current, Vin = 264Vac, 90° CH3: Vin (500V/div), CH4: Iin (10A/div)



Asia-Pacific +86 755 298 85888 **Europe, Middle East** +353 61 49 8941

4.3 INPUT UNDER-VOLTAGE

If the RMS value of input voltage (either AC or DC) stays below the input undervoltage lockout threshold V_{on} , the supply will be inhibited. Once the input voltage returns within the normal operating range, the supply will return to normal operation again.

4.4 POWER FACTOR CORRECTION

Power factor correction (PFC) (see *Figure 3*) is achieved by controlling the input current waveform synchronously with the input voltage. A fully digital controller is implemented giving outstanding PFC results over a wide input voltage and load ranges. The input current will follow the shape of the input voltage. If for instance the input voltage has a trapezoidal waveform, then the current will also show a trapezoidal waveform. At DC input voltage the PFC is still in operation, but the input current will be DC in this case.




Figure 3. Power Factor vs. Load

4.5 EFFICIENCY

The high efficiency (see *Figure 4*) is achieved by using state-of-the-art GaN power devices in conjunction with soft-transition topologies minimizing switching losses and a full digital control scheme. Synchronous rectifiers on the output reduce the losses in the high current output path. The rpm of the fan is digitally controlled to keep all components at an optimal operating temperature regardless of the ambient temperature and load conditions.




Figure 4. Efficiency vs. Load



5. OUTPUT

General Condition: Ta = 0... +55°C unless otherwise specified.

PARAME	TER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
Main Out	put V ₁					
V _{1 nom} V _{1 set}	Nominal Output Voltage Output Setpoint Accuracy	0.5 · h nom, T _{amb} = 25 °C	-0.5	12.2	+0.5	VDC % V _{1 nom}
dV _{1 tot}	Total Regulation	V_{1min} to V_{1max} , 0 to 100% A_{1nom} , T_{amin} to T_{amax}	-2		+2	% V _{1 nom}
P _{1 nomll}	Nominal Output Power	V ₁ = 12.2 VDC, Vin < 180 VAC		1200		W
I _{1 nomll}	Nominal Output Current	V ₁ = 12.2 VDC, Vin < 180 VAC		100		А
I _{1 o 1}	Over load 1	V_1 = 12.2 VDC, Vin < 180 VAC $T_{a \text{ min to}}$ $T_{a \text{ max}}$, Latching ¹ after maximum duration 20s V_1 = 12.2 VDC, Vin < 180 VAC	120			Α
I _{111 012}	Over load 2	$T_{\text{a min to}}$ $T_{\text{a max}}$, Latching ¹ after maximum duration 20ms	140			Α
P _{1 nom}	Nominal Output Power	$V_1 = 12.2 \text{ VDC}, \text{ Vin} > 180 \text{ VAC}$		2200		W
I _{1 nom}	Nominal Output Current	$V_1 = 12.2 \text{ VDC}, \text{ Vin} > 180 \text{ VAC}$		183		Α
Ithl ol1	Over load 1	$V_1 = 12.2$ VDC, Vin > 180 VAC $T_{a \text{min to}} T_{a \text{max}}$, Latching¹ after maximum duration 20s	219			Α
I _{1hl ol1}	Over load 2	$V_1 = 12.2 \text{ VDC}$, Vin > 180 VAC $T_{a \text{ min to }} T_{a \text{ max}}$, Latching ¹ after max. duration 20 ms	256			Α
∕v₁ ol	Short Time Over Load Current	$V_1 = 12.2 \text{VDC}$, $T_{\text{a min to}}$ $T_{\text{a max}}$, immediate shutdown		310		Α
V_{1pp}	Output Ripple Voltage	V _{1 nom} , I _{1 nom} , 20MHz BW (See Section 5.1) (see Figure 11,12)		90	120	mVpp
dV _{1 Load}	Load Regulation	$V_1 = V_{1 \text{ nom}}, 0 - 100 \% h_{1 \text{ nom}}$		140		mV
dV _{1 Line}	Line Regulation	$V_i = V_i \min V_i \max$		0		mV
dlshare	Current Sharing	$(h_x - h_y)/h_{tot}, h > 25\% h_{nom}$	-5		+5	%
dV_{dyn}	Dynamic Load Regulation	$\Delta h = 50\% h_{\text{nom}}, h = 5 \dots 100\% h_{\text{nom}},$	-0.6		0.6	V
T _{rec}	Recovery Time	$dh/dt = 1A/\mu s$, recovery within 1% of $V_{1 \text{ nom}}$ (see Figure 13, 14, 15, 16)		0.5	1	ms
t _{AC V1}	Start-up Time from AC	$V_1 = 10.8 \text{ VDC (see } Figure 5)$			2	sec
t _{V1 rise}	Rise Time	$V_1 = 1090\% \ V_{1 \text{ nom}} \text{ (see Figure 8)}$			20	ms
CLoad	Capacitive Loading	<i>T</i> _a = 25°C			50,000	μF
Standby	Output V _{SB}					
V _{SB nom} V _{SB set}	Nominal Output Voltage Output Setpoint Accuracy	0.5 ⋅⁄s _{B nom} , <i>T</i> _{amb} = 25°C	-1	12.0	+1	VDC % V _{SB nom}
dV _{SB tot}	Total Regulation	Vi min to Vi max, 0 to 100% & nom, Ta min to Ta max	-3		+3	% V _{SB nom}
P _{SB nom}	Nominal Output Power	V _{SB} = 12.0 VDC		42		W
I _{SB nom}	Nominal Output Current	V _{SB} = 12.0 VDC		3.5		A
I _{SB ol1}	Over load 1	Hiccup for both output after 20s	4		4.5	Α
ISB ol2	Over load 2	Hiccup for 12VSB after 15ms	4.5			Α
V _{SB pp}	Output Ripple Voltage	$V_{\rm SB\ nom}$, $k_{\rm SB\ nom}$, 20 MHz BW (See Section 5.1) (see Figure 9, 10)		60	120	mVpp
dVsв	Droop	0 - 100 % <i>l</i> _{SB nom}		180		mV
dV_{SBdyn}	Dynamic Load Regulation	$\Delta k_{B} = 50\%$ $k_{B \text{ nom}}$, $k_{B} = 5 \dots 100\%$ $k_{B \text{ nom}}$,	-0.6		0.6	V
\mathcal{T}_{rec}	Recovery Time	$d\hbar/dt = 1 \text{ A/}\mu\text{s}$, recovery within 1% of $\nu_{1 \text{ nom}}$			0.5	ms
<i>t</i> AC VSB	Start-up Time from AC	V _{SB} = 90% V _{SB nom} (see Figure 5)			2	sec
t∕\SB rise	Rise Time	$V_{SB} = 1090\% V_{SB \text{ nom}} \text{ (see Figure 7)}$			20	ms
CLoad	Capacitive Loading	$T_{\text{amb}} = 25^{\circ}\text{C}$			3,100	μF

¹ Latch-off requires elimination of fault condition and then recycling either the AC input or PS_ON recycle to resume operation



Asia-Pacific +86 755 298 85888 **Europe, Middle East** +353 61 49 8941




Figure 5. Turn-On AC Line 230VAC, full load (400ms/div)

CH1: V_{SB} (5V/div) CH2: V₁ (5V/div) CH3: PWOK (2V/div) CH4: Vin (250V/div)




Figure 7. Turn-On AC Line 230VAC, full load (4ms/div)

CH1: V_{SB} (2V/div)




Figure 9. V_{SB} Ripple 230VAC, full load (10ms/div)

CH1: VsB (20mV/div)




Figure 11. V1 Ripple 230VAC, full load (10ms/div)

CH2: V₁ (20mV/div)




Figure 6. Turn-Off AC Line 230VAC, full load (10ms/div) CH1: Vs8 (5V/div) CH2: V1 (5V/div) CH3: PWOK (2V/div) CH4: Vin (250V/div)




Figure 8. Turn-On AC Line 230VAC, full load (2ms/div)

CH2: V1 (2V/div)




Figure 10. V_{SB} Ripple 230VAC, full load (10us/div)

CH1: V_{SB} (20mV/div)




Figure 12. V1 Ripple 230VAC, full load (2us/div)

CH2: V₁ (20mV/div)



Asia-Pacific +86 755 298 85888 **Europe, Middle East** +353 61 49 8941




Figure 13. Load Transient V1, 111.65 to 10.15 A, 1A/uS (200 μs/div) CH2: V₁ (200mV/div) CH4: I₁ (100A/div)




Figure 14. Load Transient V1, 10.15 to 111.65 A, 1A/uS (200 μs/div) CH2: V₁ (200mV/div) CH4: I₁ (100A/div)




Figure 15. Load Transient V1, 203 to 101.5 A, 1A/uS (200 μs/div) CH2: V₁ (200mV/div) CH4: I₁ (100A/div)




Figure 16. Load Transient V1, 101.5 to 203 A, 1A/uS (200 μs/div) CH2: V₁ (200mV/div) CH4: I₁ (100A/div)




Figure 17. Short circuit on V1 (4ms/Div), Short with 400A CH2: V1 (5V/div) CH4: I1 (100A/div)




Figure 18. Short circuit on V1 (0.4ms/Div), Short without control CH2: V1 (5V/div) CH4: I1 (500A/div)

5.1 OUTPUT VOLTAGE RIPPLE

Ripple and noise shall be measured using the following methods:

- a) Outputs bypassed at the point of measurement with a parallel combination of 10μF tantalum capacitor in parallel with 0.1μF ceramic capacitors, referring the setup in *Figure 19*.
- b) The ripple voltage is measured with 20 MHz BWL.




Figure 19. Output Ripple Test Setup



Asia-Pacific +86 755 298 85888 **Europe, Middle East** +353 61 49 8941

5.2 SHORT TIME OVERLOAD

The main output has the capability to allow load current up to 40% above the nominal output current rating for a maximum duration of 20ms. This allows the system to consume extended power for short time dynamic processes.




Figure 20. Short circuit on V1 (20ms/Div) CH2: V₁ (5V/div) CH4: Vin (100A/div)

5.3 OUTPUT GROUND / CHASSIS CONNECTION

The output return path serves as power and signal ground. All output voltages and signals are referenced to these pins. To prevent a shift in signal and voltage levels due to ground wiring voltage drop a low impedance ground plane should be used as shown in *Figure 21*. Alternatively, separated ground signals can be used as shown in *Figure 22*. In this case the two ground planes should be connected at the power supplies ground pins.

NOTE: Within the power supply the output GND pins are connected to the Chassis, which in turn is connected to the Protective Earth terminal on the AC inlet. Therefore, it is not possible to set the potential of the output return (GND) to any other than Protective Earth potential.




Figure 21. Common Low Impedance Ground Plane




Figure 22. Separated Power and Signal Ground



6. PROTECTION SPECIFICATIONS

ARAME	TER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
F	Input Fuse (Line)	Not user accessible, quick-acting (F)		20		$A_{rms} \\$
V₁ ov	OV Threshold V ₁		13.3	13.9	14.5	VDC
<i>t</i> ov v1	OV Latch Off Time V ₁				1	ms
VSB OV	OV Threshold V _{SB}		13.3	13.9	14.5	VDC
OV VSB	OV Latch Off Time V _{SB}				1	ms
√1 lim	Current Limitation V ₁	V₁ < 180 VAC V₁ > 180 VAC	105 194	107 196	109 198	Α
V1 lim	Current Limit Blanking Time	Time to latch off when in over current	20			ms
/1 ol lim	Current Limit During Short Time Overload $ V_1 $	Maximum duration 20 ms	256			Α
V1 SC	Max Short Circuit Current 1/1	$V_1 < 3 \text{ V}$	3003)			Α
₹v1 SC off	Short Circuit Latch Off Time	Time to latch off when in short circuit (Short circuit current < 400 A) See Figure 17		10		ms
		(Short circuit current > 400 A) See Figure 18		0.2		
VSB lim	Current Limitation V _{SB}			4.1		Α
VSB lim	Current Limit Blanking Time	Time to hit hiccup when in over current			1	ms

³⁾ Limit set doesn't include effects of main output capacitive discharge.

6.1 OVERVOLTAGE PROTECTION

The TET2200-12-086 Series front-end provides a fixed threshold overvoltage (OV) protection implemented with a HW comparator for both the main and the standby output. Once an OV condition has been triggered on the main output, the supply will shut down and latch the fault condition. The latch can be unlocked by disconnecting the supply from the AC mains or by toggling the PSON_L input. The standby output will continuously try to restart with a 1 s interval after OV condition has occurred.

6.2 UNDERVOLTAGE DETECTION

Both main and standby outputs are monitored. PWOK pin signal if the output voltage exceeds ±5% of its nominal voltage. The main output will latch off if the main output voltage when V1 falls below 11.2V (typically in an overload condition), the latch can be unlocked by disconnecting the supply from the AC mains or by toggling the PSON_L input.

If the standby output leaves its regulation bandwidth for more than 10ms then the main output is disabled to protect the

system, and the standby output will continuously try to restart with a 1s interval after UV condition has occurred.

PARAMETER		DESCRIPTION / CONDITION	MIN NOM	MAX	UNIT
V₁ mon	Input RMS Voltage	$V_{i \min} \leq V_{i} \leq V_{i \max}$	-2.5	+2.5	%
,	Input RMS Current	$I_i > 6 A_{rms}$	-5	+5	%
/i mon	input nivio current	li ≤ 6 Arms	-0.3	+0.3	Arms
Pi mon	True Input Power	<i>P</i> ₁ > 700 W	-5	+5	%
/ i mon	True Input Power	<i>P</i> ₁ ≤ 700 W	-35	+35	W
V _{1 mon}	V₁ Voltage		-2	+2	%
/1 mon	V ₁ Current	I1 > 30 A	-2	+2	%
/1 mon	V1 Gurrent	I1 ≤ 30 A	-1	+1	Α
P _{o nom}	Total Output Power	Po > 200 W	-5	+5	%
Fo nom	Total Output Fower	Po ≤ 200 W	-10	+10	W
VSB mon	Standby Voltage		-2	+2	%
/SB mon	Standby Current	I _{SB} ≤ I _{SB nom}	-0.2	+0.2	Α

Table 1. Monitoring accuracy



Asia-Pacific +86 755 298 85888 **Europe, Middle East** +353 61 49 8941

7. SIGNALING AND CONTROL

8.1 ELECTRICAL CHARACTERISTICS (INPUT SIGNALS)

All Input signals versus signal ground SGND pin of output connector in PSU

PARAMETER		DESCRIPTION	MIN	NOM	MAX	UNIT
PSKILL / PSOI	N_L inputs					
ИL	Input low level voltage	Main output enabled	-0.2		0.5	V
Ин	Input high level voltage	Main output disabled	2.0		5.25	V
/ L, H	Maximum input sink or source current	VI = -0.2V to +3.5V			4	mA
$R_{ m puPSKILL}$	Internal pull up resistor to internal 3.3V on PSKILL			10		kΩ
RpuPSON_L	Internal pull up resistor to internal 3.3V on PSON_L			10		kΩ


Table 2. Input signals

8.1.1 PSKILL INPUT

The PSKILL input is an active-high and normally a trailing pin in the connector and is used to disconnect the main output as soon as the power supply is being plugged out. This pin should be connected to SGND on the system. The standby output will remain on regardless of the PSKILL input state.

8.1.2 PSON L INPUT

The PSON_L is an internally pulled- up (3.3V) input signal via 10kohm resistor to enable / disable the main output V1 of the front-end. This active-low pin is also used to clear any latched fault condition. Figure 26 shows PSON_L circuit used in PSU and proposed connections.






Figure 26. PSON_L Connection

8.1.3 SENSE INPUTS

The main output has sense lines implemented to compensate for voltage drop on load wires in both positive and negative path. The maximum allowed voltage drop is 200 mV on the positive rail and 50 mV on the GND rail.

With open sense inputs the main output voltage will rise by 250 mV. Therefore, if not used, these inputs should be connected to the power output and GND at the power supply connector. The sense inputs are protected against short circuit. In this case the power supply will shut down.



8.2 ELECTRICAL CHARACTERISTICS (OUTPUT SIGNALS)

All Output signals versus signal ground SGND in PSU.

PWOK output Vol. Output low level voltage V1 or VSB out of regulation Isink=400μA 0 0.4 V V V V V V V V V	PARAMETER	DESCRIPTION		MIN	NOM	MAX	UNIT
Vol. Output high level voltage V1 and VSB in regulation Isource=200μA 2.4 3.46 V IoL Maximum Sink Current PWOK = low 400 μA IoH Maximum Source Current PWOK = high 2 mA Recommended external pull up resistor on PWOK 8 at VpuPWOK = 3.3 V VpuPWOK = 5 V 10 15 IoC Output low level voltage Isink < 4mA 0 0.4 V Vol Output high level voltage Isink < 4mA 0 0.4 V Vol Output high level voltage Isink < 4mA 0 0.4 V IoH Voltage is not within range for pSU to operate Input voltage is within range for pSU to operate Input voltage is within range for pSU to operate Input voltage is within range for pSU to operate Input voltage is within range for pSU to operate Input voltage is within range for pSU to operate Input voltage is within range for pSU to operate Input voltage is within range for pSU to operate Input voltage Isink < 4 mA 0 0.4 V Voh Output low level voltage Isink < 4 mA 0 0.4 V Voh Output open collector 2.4 3.46 V Voh Output open collector 2.4 3.46 V Voh Output open collector 2.4 3.46 V Voh PSU in warning or failure condition PSU in warning or failure condition PSU in warning or failure condition PSU in warning or failure resistor in PSU Iow will be a condition Iow will be a commended external pull up resistor in PSU Iow will be a commended external pull up resistor in PSU Iow will be a commended external pull up resistor in PSU Iow will be a commended external pull up resistor in PSU Iow will be a commended external pull up resistor in PSU Iow will be a commended external pull up resistor in PSU Iow will be a commended external pull up resistor in PSU Iow will be a commended external pull up resistor in PSU Iow will be a commended external pull up resistor in PSU Iow will be a commended external pull up resistor in PSU Iow will be a commended external pull up resistor in PSU Iow will be a commended external pull up r	PWOK output						
In Maximum Sink Current PWOK = low Maximum Surce Current PWOK = high 2 mA Recommended external pull up resistor on PWOK = high 2 mA Recommended external pull up resistor on PWOK = 3.3 V youPWOK = 3.3 V youPWOK = 5 V 10 15 Mc Mc Mc Mc Mc Mc Mc M	V₀L	Output low level voltage	V1 or VSB out of regulation Isink=400μA	0		0.4	V
In the commanded external pull up resistor on PWOK at very purp WOK = high 2 mA Recommended external pull up resistor on PWOK at very purp WOK = 3.3 V	Ион	Output high level voltage	V1 and VSB in regulation Isource=200μA	2.4		3.46	V
Recommended external pull up resistor on PWOK at VpuPWOK = 3.3 V VpuPWOK = 3.3 V VpuPWOK = 5.5 V	loL	Maximum Sink Current	PWOK = low			400	μΑ
RouleWook Policy	I _{OH}	Maximum Source Current	PWOK = high			2	mA
Vol. Output low level voltage Isink < 4mA 0 0.4 V Voh Output high level voltage 2.4 3.46 V R_{puACOK} An internal pull up resistor on ACOK at VpuACOK = 3.3 V 1 kΩ Low level output Input voltage is not within range for PSU to operate 0 0.4 V High level output Input voltage is within range for PSU to operate 2.4 3.46 V SMB_ALERT_L output Voh Output low level voltage $I_{sink} < 4$ mA 0 0.4 V $I_{puSMB_ALERT_L}$ An internal pull up resistor on SMB_ALERT_L at Version at Internal pull up resistor on SMB_ALERT_L at Version at Internal pull up resistor on SMB_ALERT_L at Version at Internal pull up resistor on SMB_ALERT_L at Version at Internal pull up resistor on SMB_ALERT_L at Version at Internal pull up resistor on SMB_ALERT_L at Version at Internal pull up resistor on SMB_ALERT_L at Version at Internal pull up resistor on SMB_ALERT_L at Version at Internal pull up resistor on SMB_ALERT_L at Version at Internal pull up resistor on SMB_ALERT_L at Version at Internal pull up resistor on SMB_ALERT_L at Version at Internal pull up resistor on SMB_ALERT_L at Version at Internal pull up resistor on SMB_ALERT_L at Version at Internal pull up resistor on SMB_ALERT_L at Version at Internal pull up resistor on SMB_ALERT_L at Version at Internal pull up resistor on SMB_ALERT_L at Version at Internal pull up resistor on SMB_ALERT_L at Version at Internal pull up res	$R_{\! extsf{pu}\! extsf{PWOK}}$	resistor on PWOK at VpuPWOK = 3.3 V					kΩ
VoH Output high level voltage 2.4 3.46 V	ACOK output						
R_{puACOK} An internal pull up resistor on ACOK at VpuACOK = 3.3 V 1 kΩ Low level output for PSU to operate Input voltage is not within range for PSU to operate Input voltage is within range for PSU to operate 2.4 3.46 V SMB_ALERT L output Vol. Output low level voltage $k_{\text{link}} < 4 \text{ mA}$ 0 0.4 V $R_{\text{puSMB_ALERT_L}}$ An internal pull up resistor on SMB_ALERT_L at VpuSMB_ALERT_L at VpuSMB_ALER	V o∟	Output low level voltage	Isink < 4mA	0		0.4	V
ACOK at VpuACOK = 3.3 V Low level output Input voltage is not within range for PSU to operate Input voltage is within range for PSU to operate Input voltage is within range for PSU to operate Input voltage is within range for PSU to operate Input voltage is within range for PSU to operate ### Macon Input voltage	Vон	1 0 0		2.4		3.46	V
Low level output for PSU to operate High level output Input voltage is within range for PSU to operate SMB_ALERT_L output Vol. Output low level voltage \$\langle \text{ink} < 4 \text{ mA}\$	<i>R</i> _{puACOK}	ACOK at VpuACOK = 3.3 V			1		kΩ
High level output SMB_ALERT_L output Vol. Output low level voltage $\ell_{sink} < 4 \text{ mA}$ 0 0.4 V Voh Output open collector 2.4 3.46 V An internal pull up resistor on SMB_ALERT_L at $V_{pusMB_ALERT_L} = 3.3V$ SMB_ALERT_L at $V_{pusMB_ALERT_L} = 3.3V$ 10 k Ω Low level output High level output PRESENT_L output PSU is ok PSU is ok V PRESENT_L output Voh N.A This pin is shorted to SGND via 100ohm resistor in PSU V Recommended external pull up resistor on PRESENT_L at $V_{pupRESENT_L} = 3.3V$ V Low level output PSU is present 10 k Ω	Low level output	for PSU to operate		0		0.4	V
Vol. Output low level voltage $k_{ink} < 4 \text{ mA}$ 0 0.4 V VoH Output open collector 2.4 3.46 V $R_{puSMB_ALERT_L}$ An internal pull up resistor on SMB_ALERT_L at $V_{puSMB_ALERT_L}$ at	High level output			2.4		3.46	V
VOH Output open collector 2.4 3.46 V An internal pull up resistor on SMB_ALERT_L at $V_{0uSMB_ALERT_L}$ at $V_{0uSMB_ALERT_L}$ at $V_{0uSMB_ALERT_L}$ at $V_{0uSMB_ALERT_L}$ and $V_{0uSMB_ALERT_L}$ and $V_{0uSMB_ALERT_L}$ and $V_{0uSMB_ALERT_L}$ and $V_{0uSMB_ALERT_L}$ and $V_{0uSMB_ALERT_L}$ and $V_{0uSMB_ALERT_L}$ at $V_{0uSMB_ALERT_L}$ at $V_{0uSMB_ALERT_L}$ at $V_{0uSMB_ALERT_L}$ and $V_{0uSMB_ALERT_L}$ and $V_{0uSMB_ALERT_L}$ at $V_{0uSMB_ALERT_L}$ and $V_{0uSMB_ALERT_L}$ at $V_{0uSMB_ALERT_L}$ and $V_{0uSMB_ALERT_L}$ at $V_{0uSMB_ALERT_L}$ and V_{0uSMB_AL	SMB_ALERT_L ou	ıtput					
An internal pull up resistor on SMB_ALERT_L at $V_{\text{pusmB_ALERT}} = 3.3V$ Low level output PSU in warning or failure condition High level output PSU is ok PRESENT_L output Vol. Output low level voltage $V_{\text{purpRESENT}} = 0.000000000000000000000000000000000$	V OL	Output low level voltage	$k_{\text{sink}} < 4 \text{ mA}$	0		0.4	V
$R_{puSMB_ALERT_L}$ SMB_ALERT_L at VpuSMB_ALERT_L = 3.3V 10 kΩ Low level output PSU in warning or failure condition High level output PSU is ok PRESENT_L output Vol Output low level voltage $k_{\text{link}} < 4 \text{ mA}$ 0 0.4 V VoH N.A This pin is shorted to SGND via 100ohm resistor in PSU V Recommended external pull up resistor on PRESENT_L at $V_{\text{puPRESENT}_L} = 3.3V$ 10 kΩ Low level output PSU is present V	V OH	Output open collector		2.4		3.46	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	R _{puSMB_ALERT_L}	SMB_ALERT_L at V _{puSMB_ALERT_L} = 3.3V			10		kΩ
PRESENT_L output Vol. Output low level voltage $k_{sink} < 4 \text{ mA}$ 0 0.4 V Voh N.A This pin is shorted to SGND via 100ohm resistor in PSU V Recommended external pull up resistor on PRESENT_L at $V_{puPRESENT_L} = 3.3V$ 10 kΩ Low level output PSU is present	Low level output	condition					
Vol. Output low level voltage $k_{sink} < 4 \text{ mA}$ 0 0.4 V VoH N.A This pin is shorted to SGND via 100ohm resistor in PSU V Recommended external pull up resistor on PRESENT_L at $V_{puPRESENT_L} = 3.3V$ 10 kΩ Low level output PSU is present V V	High level output	PSU is ok					
$V_{\rm OH}$ N.A This pin is shorted to SGND via 100ohm resistor in PSU Recommended external pull up resistor on PRESENT_L at $V_{\rm puPRESENT_L} = 3.3 \text{V}$ Low level output PSU is present	PRESENT_L outpu	ut					
N.A resistor in PSU Recommended external pull up resistor on PRESENT_L at $V_{\text{puPRESENT}} = 3.3V$ Low level output PSU is present	V oL	Output low level voltage	TOTAL	0		0.4	V
$R_{\text{puPRESENT}}$ resistor on PRESENT_L at $V_{\text{puPRESENT}}$ 10 k Ω Low level output PSU is present	V _{OH}	N.A					V
,	R _{puPRESENT_L}	resistor on PRESENT_L at			10		kΩ
High lovel output PSI is not present	Low level output	PSU is present					
riigirievei vuitput 1 00 is not present	High level output	PSU is not present					

Table 3. Output signals

8.2.1 PWOK

PWOK is a power OK signal and will be pulled HIGH by the power supply to indicate that all the outputs are within the regulation limits of the power supply. When any output voltage falls below regulation limits or when AC power has been removed for a time sufficiently long so that power supply operation is no longer guaranteed, PWOK will be deasserted to a LOW state.






Figure 27. PWOK circuit in PSU

8.2.2 ACOK

The ACOK is an internal pull-up to 3.3V via 1kohm resistor indicating whether the input is within the range the power supply can use and turn on. A 15V zener diode is added on this signal pin versus signal ground SGND to protect internal circuits from negative and high positive voltage. The ACOK signal is active-high.




Figure 28. ACOK Connection

8.2.3 SMB_ALERT_L

The SMB_ALERT_L an internal pull-up to 3.3V via 10kohm resistor indicating the power supply is experiencing a problem that the system agent should investigate. This is a logical OR of the Shutdown and Warning events. It is asserted (pulled Low) at Shutdown or Warning events such as reaching temperature warning/shutdown threshold of critical component, general failure, over-current, over-voltage, under-voltage or low-speed of failed fan. This signal may also indicate the power supply is operating in an environment exceeding the specified limits. This signal is to be asserted in parallel with LED turning solid Amber.

The power supply shall assert the over temperature SMB_ALERT_L signal when a hot spot or inlet temperature sensor crosses a warning threshold. The inlet temperature warning threshold must be set at 57.5°C(NA) and 62°C(RA), preventing exhaust air and cord temperatures temperature exceeding safety ratings. The warning gets deserted once inlet air temperature returns into specified operating temperature range. Fan speed control algorithm shall ramp up the fan speed to the maximum prior to the SMB_ALERT_L insertion. A 15V zener diode is added on this signal pin versus signal ground SGND to protect internal circuits from negative and high positive voltage.




Figure 29. SMB_ALERT_L Connection



Asia-Pacific +86 755 298 85888 Europe, Middle East +353 61 49 8941

8.2.4 PRESENT L OUTPUT

The PRESENT_L pin is wired to internal SGND within the power supply. This pin does indicate that there is a power supply present in this system slot. An external pull-up resistor has to be added within the application. Current into PRESENT_L should not exceed 4 mA to guarantee a low level voltage if power supply is seated.




Figure 30. PRESENT_L Signal Pin

8.3 ELECTRICAL CHARACTERISTICS (BIDIRECTIONAL SIGNALS)

8.3.1 CURRENT SHARE

All Output signals versus signal ground SGND in PSU

The TET front-ends have an active current share scheme implemented for V1. All the ISHARE current share pins need to be interconnected in order to activate the sharing function. If a supply has an internal fault or is not turned on, it will disconnect its ISHARE pin from the share bus. This will prevent dragging the output down (or up) in such cases.

The current share function uses an analog bus to transmit and receive current share information. The controller implements a Master/Slave current share function. The power supply providing the largest current among the group is automatically the Master. The other supplies will operate as Slaves and increase their output current to a value close to the Master by slightly increasing their output voltage. The voltage increase is limited to +250 mV. The output will share within 5% at full load.

ISHARE pins must be interconnected without any additional components. This in-/output has a 15 V zener diode as a protection device and is disconnected from internal circuits when the power supply is switched off.

The 12VSB output is not required to actively share current between power supplies (passive sharing).

No of paralleled PSUs	Maximum available power on main 12V without redundancy	Maximum available power on main 12V with n+1 redundancy	Maximum available power standby output
1	2200 W	-	42 W
2	4290 W	2200 W	42 W
3	6435 W	4290 W	42 W
4	8580 W	6435 W	42 W
5	10725 W	8580 W	42 W
6	12870 W	10725 W	42 W

Table 4. Power Available When PSU in Redundant Operation

8.4 FRONT LEDS

The front-end has 1 front LED showing the status of the supply. LED is bi-colored: green and yellow, and indicates DC power presence or fault situations. For the position of the LED see *Table* lists the different LED status.

OPERATING CONDITION	LED State
Output ON and OK	Solid GREEN
No AC power to all power supplies	OFF
AC cord unplugged, or AC power lost; with a second power supply in parallel still with AC input power.	OFF
AC present / Only 12 VSB on (Standby mode)	0.5 Hz Blink GREEN
Sleep PS in Smart redundant state/off line mode	2 Hz Blink GREEN
Power supply critical event causing a shutdown; eg. OCP, OVP, OTP, Fan Fail	Solid AMBER
Power supply in FW upload mode	2 Hz Blink GREEN

Table 5. LED Status



Asia-Pacific +86 755 298 85888 **Europe, Middle East** +353 61 49 8941

8.5 SIGNAL TIMING

Acc vsb AC Line to 90% Wsb 2 sec Acc v1 AC Line to 90% W 2 sec Accok on1 ACOK signal on delay (start-up) 1700 ms Accok on2 ACOK signal on delay (dips) 0 100 ms År holdup Effective V, holdup time Po-0.7Pk nom 10 300 ms År boldup Effective V, holdup time Po-0.7Pk nom 8 300 ms År SB holdup Effective V, holdup Po-0.7Pk nom 7 ms Accok v1 ACOK to V, holdup Po-0.7Pk nom 7 ms Accok v2 ACOK to V, holdup Po-0.7Pk nom 5 ms År off Minimum V, off time 50 ms År off Minimum V, off time 500 ms År se off Minimum V, dropout time 500 ms År se off Minimum V, dropout time 10 ms År sise V1 rise time 20 ms År sise V2 si rise time 20 ms År son_L v1off PSON_L to ¼ D	OPERATING CO	ONDITION	MIN	MAX	UNIT
ACOK on1 ACOK signal on delay (start-up) 1700 ms ΔCOK on2 ACOK signal on delay (dips) 0 100 ms £/1 holdup Effective ¼ holdup time Po<0.7 P _{x nom} 10 300 ms £/2 bit holdup Effective ½s holdup time Po<0.7 P _{x nom} 8 300 ms £ACOK V1 ACOK to ¼ holdup Po<0.7 P _{x nom} 7 ms ms £ACOK v2s ACOK to ½s holdup 25 ms £ACOK v3s ACOK to ½s holdup 25 ms £ Minimum ¼ off time 500 ms £ NSB off Minimum ½s off time 500 ms £ NSB off Minimum ½s off time 500 ms £ NSB off Minimum ½s dropout time 10 ms £ NSB rise V1 rise time 20 ms £ NSB rise V2s rise time 20 ms £ SON_L V1on PSON_L to ¼ Delay (off) 0 100 ms £ PWOK del ¼ to PWOK Delay (off) to ¼ <11.7 V at Po<0.7 P _{x nom} 1 ms	<i>t</i> AC VSB	AC Line to 90% V/SB		2	sec
ACOK on2 ACOK signal on delay (dips) 0 100 ms ℓ₁1 holdup Effective I/₁ holdup time Po<0.7 Px nom Effective I/₂ holdup time Po>0.7 Px nom 8 10 300 ms ℓxOSB holdup Effective I/₃ holdup time Po>0.7 Px nom 8 40 300 ms ℓxOCK V1 ACOK to I/₃ holdup Po>0.7 Px nom 5 7 ms ℓxOCK VSB ACOK to I/₃ holdup Po>0.7 Px nom 5 5 ms ℓxOCK VSB ACOK to I/₃ holdup Po>0.7 Px nom 5 5 ms ℓxOCK VSB ACOK to I/₃ holdup Po>0.7 Px nom 5 5 ms ℓxOCK VSB ACOK to I/₃ holdup Po>0.7 Px nom 5 5 ms ℓxOCK VSB ACOK to I/₃ holdup Po>0.7 Px nom 5 5 ms ℓxOCK VSB ACOK to I/₃ holdup Po>0.7 Px nom 5 5 ms ℓxOCK VSB ACOK to I/₃ holdup Po>0.7 Px nom 5 5 ms ℓxOCK VSB Minimum I/₃ dropout time 10 10 ms ℓxOSB off Minimum I/₃ dropout time 10 40 ms ℓxOSB rise Vs rise time 10 20 ms ℓxSB rise	<i>t</i> AC V1	AC Line to 90% V ₁		2	sec
th 1 holdup Effective V, holdup time Po<0.7 Px nom 10 300 ms th 28 holdup Effective V holdup time Po<0.7 Px nom 8 300 ms th 26 holdup Effective VsB holdup time 40 300 ms th 20 K v1 ACOK to V holdup Po<0.7 Px nom ACOK to V holdup Po>0.7 Px nom 7 ms th 20 K v2B ACOK to V sB holdup 25 ms th 1 off Minimum V off time 500 ms th 20 Minimum V sB off time 500 ms th 1 dropout Minimum V dropout time 10 ms th 28 dropout Minimum V sB dropout time 40 ms th 28 rise V1 rise time 20 ms th 28 rise V28 rise time 20 ms th 29 N_L V1or PSON_L to V1 Delay (orf) 5 350 ms th 20 N_L V1orf PSON_L to V1 Delay (off) 0 100 ms th 20 N_K del V1 to PWOK Delay (off) to V1 <11.7 V at Po<0.7 Px nom 1 ms	t _{ACOK on1}	ACOK signal on delay (start-up)		1700	ms
## PSON_L V1orf ACOK V2 ACOK V3 ACOK V4 ACOK V5 ACOK V5	tACOK on2		0	100	ms
tACOK V1 ACOK to V1 holdup Po<0.7Px nom ACOK to V2 holdup Po>0.7Px nom S 7 5 5 ms tACOK VSB ACOK to V3B holdup Po>0.7Px nom S 25 ms ms tA1 off Minimum V3 off time Soff 500 ms ms tVSB off Minimum V3 off time Soff 500 ms ms tV1 dropout Minimum V3 dropout time Soff 10 ms ms tV5Bdropout Minimum V3B dropout time Soff 40 ms ms tV1 rise V1 rise time Soff 20 ms ms tV5B rise V3B rise time Soff 20 ms ms tPSON_L V1off PSON_L to V1 Delay (off) 5 ms 350 ms tPSON_L V1off PSON_L to V1 Delay (off) 0 ms 100 ms tPWOK del V1 to PWOK Delay (off) to V1 < 11.7 V at Po<0.7 Px nom 1 ms ms	t√1 holdup				ms
#ACOK V1 ACOK to 1/2 holdup Po>0.7 Px nom 5 ms #ACOK vsB ACOK to 1/2 holdup 25 ms #V1 off Minimum 1/2 off time 500 ms #V1 seb off Minimum 1/2 off time 500 ms #V1 dropout Minimum 1/2 dropout time 10 ms #V58Bdropout Minimum 1/2 dropout time 40 ms #V1 rise V1 rise time 20 ms #V58B rise V3B rise time 20 ms #PSON_L V1on PSON_L to 1/2 Delay (on) 5 350 ms #PSON_L V1off PSON_L to 1/2 Delay (off) 0 100 ms tPWOK del 1/2 to 1/2 PWOK Delay (off) to 1/2 < 11.7 V at Po<0.7 Px nom 1 ms	t√SB holdup	Effective VsB holdup time	40	300	ms
t/1 off Minimum I/ off time 500 ms t/s B off Minimum I/s off time 500 ms t/s Indropout Minimum I/s dropout time 10 ms t/s B dropout Minimum I/s dropout time 40 ms t/s Inse V1 rise time 20 ms t/s B rise V s B rise time 20 ms t/s SON_L V1on PSON_L to I/s Delay (on) 5 350 ms t/PSON_L V1off PSON_L to I/s Delay (off) 0 100 ms t/PWOK del I/s to PWOK Delay (on) 100 500 ms t/PWOK warm PWOK Delay (off) to I/s <11.7 V at Po<0.7 P _{x nom} 1 ms	<i>t</i> ACOK V1				ms
$t_{VSB off}$ Minimum V_{SB} off time500ms $t_{V1dropout}$ Minimum V_{I} dropout time10ms $t_{VSB dropout}$ Minimum V_{SB} dropout time40ms $t_{V1 rise}$ V1 rise time20ms $t_{VSB rise}$ VSB rise time20ms $t_{PSON_L V1on}$ PSON_L to V_I Delay (on)5350ms $t_{PSON_L V1off}$ PSON_L to V_I Delay (off)0100ms $t_{PWOK del}$ V_I to PWOK Delay (on)100500ms $t_{PWOK warn}$ PWOK Delay (off) to V_I <11.7 V at Po<0.7 $P_{x nom}$ 1ms	t _{ACOK VSB}	ACOK to V_{SB} holdup	25		ms
$t_{V1dropout}$ Minimum V_t dropout time10ms $t_{VSBdropout}$ Minimum V_{SB} dropout time40ms $t_{V1 rise}$ V_1 rise time20ms $t_{VSB rise}$ V_{SB} rise time20ms $t_{PSON_L V10n}$ PSON_L to V_1 Delay (on)5350ms $t_{PSON_L V10ff}$ PSON_L to V_1 Delay (off)0100ms $t_{PWOK del}$ V_1 to PWOK Delay (on)100500ms $t_{PWOK warn}$ PWOK Delay (off) to $V_1 < 11.7$ V at $Po<0.7P_{x nom}$ 1ms	t√1 off	Minimum 1⁄₁ off time	500		ms
$t_{VSBdropout}$ Minimum V_{SB} dropout time40ms $t_{V1 rise}$ V1 rise time20ms $t_{VSB rise}$ V20ms $t_{PSON_L V10n}$ PSON_L to V_1 Delay (on)5350ms $t_{PSON_L V10ff}$ PSON_L to V_1 Delay (off)0100ms $t_{PWOK del}$ V_1 to PWOK Delay (on)100500ms $t_{PWOK warn}$ PWOK Delay (off) to $V_1 < 11.7 \ V$ at Po<0.7 $P_{x nom}$ 1ms	t/SB off	Minimum V _{SB} off time	500		ms
th 1 rise V1 rise time 20 ms tvsB rise VsB rise time 20 ms tpsON_L v1on PSON_L to I/I Delay (on) 5 350 ms tpsON_L v1off PSON_L to I/I Delay (off) 0 100 ms tpwok del I/I to PWOK Delay (on) 100 500 ms tpwok warm PWOK Delay (off) to I/I < 11.7 V at Po<0.7 Px nom 1 ms	t _{V1dropout}	Minimum V_1 dropout time	10		ms
tvsB rise VsB rise time 20 ms tpsON_L v1on PSON_L to I/I Delay (on) 5 350 ms tpsON_L v1off PSON_L to I/I Delay (off) 0 100 ms tpwok del I/I to PWOK Delay (on) 100 500 ms tpwok warm PWOK Delay (off) to I/I < 11.7 V at Po<0.7 Px nom 1 ms	t _{VSBdropout}	Minimum V _{SB} dropout time	40		ms
the SON_L V10n PSON_L to I/I Delay (on) 5 350 ms the SON_L V10ff PSON_L to I/I Delay (off) 0 100 ms the WOK del I/I to PWOK Delay (on) 100 500 ms the WOK Delay (off) to I/I < 11.7 V at Po<0.7 Px nom 1 ms	t√1 rise	V ₁ rise time		20	ms
the SON_L V1 off PSON_L to I/I Delay (off) 0 100 ms tework del I/I to PWOK Delay (on) 100 500 ms tework del PWOK Delay (off) to I/I < 11.7 V at Po<0.7 P _{x nom} 1 ms	t _{VSB rise}	V _{SB} rise time		20	ms
$t_{PWOK del}$ V_1 to PWOK Delay (on)100500ms $t_{PWOK warn}$ PWOK Delay (off) to $V_1 < 11.7 \text{ V}$ at $Po < 0.7 P_{x nom}$ 1ms	t _{PSON_L V1on}	PSON_L to V₁ Delay (on)	5	350	ms
$t_{PWOK warn}$ PWOK Delay (off) to $V_1 < 11.7 \text{ V}$ at Po $< 0.7 P_{x \text{ nom}}$ 1 ms	tPSON_L V1off	PSON_L to 1/1 Delay (off)	0	100	ms
	tpwok del	V_1 to PWOK Delay (on)	100	500	ms
PWOK Delay (off) to $1/3 < 11.7 \text{ V}$ at Po>0.7 P_{Coom} -1 ms	t _{PWOK warn}	PWOK Delay (off) to $V_1 < 11.7 \text{ V}$ at Po $< 0.7 P_{x \text{ nom}}$	1		ms
		PWOK Delay (off) to $V_1 < 11.7 \text{ V}$ at Po>0.7 $P_{X \text{ nom}}$	-1		ms

Table 6. Timing




Figure 31. AC Turn-On Timing




Figure 33. AC Short Dips




Figure 32. AC Long Dips




Figure 34. PSON_L Turn-on/off Timing



Asia-Pacific +86 755 298 85888 **Europe, Middle East** +353 61 49 8941

8.6 I2C / POWER MANAGEMENT BUS COMMUNICATION




Figure 35. Physical Layer of Communication Interface

The TET front-end is a communication Slave device only; it never initiates messages on the I2C/SMBus by itself. The communication bus voltage and timing is defined in *Table 7* further characterized through:

- The SDA/SCL IOs use 3V3 logic levels
- External pull-up resistors on SDA/SCL required for correct signal edges
- Full SMBus clock speed of 400 kbps
- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery
- within 10 ms
- Recognizes any time Start/Stop bus conditions

Communication to the DSP or the EEPROM will be possible as long as the input AC voltage is provided. If no AC is present, communication to the unit is possible if it is connected to a life 12V or 12VSB output (provided e.g. by the redundant unit).

PARAME	ETER DESCRIPTION	CONDITION	MIN	MAX	UNIT
SCL / SE)A				
V _{iL}	Input low voltage		-0.5	1.0	V
V_{iH}	Input high voltage		2.3	3.5	V
V _{hys}	Input hysteresis		0.15		V
V_{oL}	Output low voltage	3 mA sink current	0	0.4	V
tr	Rise time for SDA and SCL		20+0.1C _b ¹	300	ns
t _{of}	Output fall time ViHmin → ViLmax	$10 pF < C_b^1 < 400 pF$	20+0.1C _b ¹	250	ns
li	Input current SCL/SDA	0.1 VDD < Vi < 0.9 VDD	-10	10	μΑ
Ci	Internal Capacitance for each SCL/SDA			0	pF
f _{SCL}	SCL clock frequency		0	400	kHz
R _{pull-up}	External pull-up resistor	f _{SCL} ≤ 400 kHz		1000 ns / C _b ¹	Ω
t _{HDSTA}	Hold time (repeated) START	f _{SCL} ≤ 400 kHz	0.6		μs
t_{LOW}	Low period of the SCL clock	f _{SCL} ≤ 400 kHz	1.3		μS
t _{HIGH}	High period of the SCL clock	f _{SCL} ≤ 400 kHz	0.6		μs
tsusta	Setup time for a repeated START	f _{SCL} ≤ 400 kHz	0.6		μs
t _{HDDAT}	Data hold time	f _{SCL} ≤ 400 kHz	0	0.9	μs
t _{SUDAT}	Data setup time	f _{SCL} ≤ 400 kHz	100		ns
tsusto	Setup time for STOP condition	f _{SCL} ≤ 400 kHz	0.6		μs
t _{BUF}	Bus free time between STOP and START	f _{SCL} ≤ 400 kHz	1		ms

¹ Cb = Capacitance of bus line in pF, typically in the range of 10...400 pF

Table 7. I2C / SMBus Specification






Figure 36. I2C / SMBus Timing

ADDRESS SELECTION

The address for I2C communication can be configured by pulling address input pins A0,A1 and A2 either to GND (Logic Low) or leave them open (Logic High). An internal pull up resistor (10kohm) will cause the A0, A1 and A2 pin to be in High Level if left open. A fixed addressing offset exists between the Controller and the EEPROM.

I2C ADDRESS

			I2C	Address
A2	A1	A0	Power Management Bus Address	EEPROM Address
0	0	0	0xB0	0xA0
0	0	1	0xB2	0xA2

Table 8. Address and Protocol Encoding

8.7 CONTROLLER AND EEPROM ACCESS

The controller and the EEPROM in the power supply share the same I2C bus physical layer (see *Figure* 37) and can be accessed under different addresses, see *Table 8 Address and Protocol Encoding*.

The SDA/SCL lines are connected directly to the controller and EEPROM which are supplied by internal 3V3.

The EEPROM provides 256 bytes of user memory. None of the bytes are used for the operation of the power supply.




Figure 37. I2C Bus to DSP and EEPROM




8.9 POWER MANAGEMENT BUS PROTOCOL

The Power Management Bus is an open standard protocol that defines means of communicating with power conversion and other devices. For more information, please see the System Management Interface Forum web site at: www.powerSIG.org. Power Management Bus command codes are not register addresses. They describe a specific command to be executed. TET2200-12-086 Series supply supports the following basic command structures:


- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- · Recognized any time Start/Stop bus conditions

WRITE

The write protocol is the SMBus 1.1 Write Byte/Word protocol. Note that the write protocol may end after the command byte or after the first data byte (Byte command) or then after sending 2 data bytes (Word command).




In addition, Block write commands are supported with a total maximum length of 255 bytes. See TET2200-12-086 Series Programming Manual for further information.




READ

The read protocol is the SMBus 1.1 Read Byte/Word protocol. Note that the read protocol may request a single byte or word.



In addition, Block read commands are supported with a total maximum length of 255 bytes. See TET2200-12-086 Series Power Management Bus Communication Manual URP.00560 for further information.





8. MECHANICAL SPECIFICATIONS

PAR	AMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
		Width		86.3		
	Dimensions	Height		39.3		mm
		Depth		196.5		
М	Weight			1.2		kg




Figure 38. Mechanical Drawing - Front / Rear View




Figure 39. Mechanical Drawing - Side / Top View

NOTE: A 3D step file of the power supply casing is available on request.

9. TEMPERATURE AND FAN CONTROL

10.1 FAN CONTROL

To achieve best cooling results sufficient airflow through the supply must be ensured. Do not block or obstruct the air-flow at the rear of the supply by placing large objects directly at the output connector. The TET2200-12-086NA is provided with a rear



Asia-Pacific +86 755 298 85888 Europe, Middle East +353 61 49 8941

to front airflow, which means the air enters through the DC-output of the supply and leaves at the AC-inlet and TET2200-12-086RA is reversed. The fan inside of the supply is controlled by a microprocessor. The rpm of the fan is adjusted to ensure optimal supply cooling and is a function of output power and the inlet temperature.




Figure 40. Airflow Direction




Figure 41. Fan Speed vs. Main Output Load

10.2 TEMPERATURE MONITOR AND OVER TEMPERATURE PROTECTION

The TET2200-12-086 Series provides access via I2C to the measured temperatures of in total 4 sensors within the power supply, see *Table* 9. The microprocessor is monitoring these temperatures and if warning threshold of one of these sensors is reached it will set fan to maximum speed. If temperatures continue to rise above shut down threshold the main output V1 (or VSB if auxiliary converter is affected) will be disabled. At the same time the warning or fault condition is signalized accordingly through LED, PWOK and SMB_ALERT_L.

TEMPERATURE SENSOR	DESCRIPTION / CONDITION	POWER MANAGEMENT BUS REGISTER	WARNING THRESHOLD	SHUT DOWN THRESHOLD
Inlet air temperature	Sensor located on inlet	0x8D	NA:65C RA:60C	NA:70C RA:65C
Oring Mosfet	Sensor located close to Oring Mosfet	0x8E	NA:100C RA:115C	NA:105C RA:120C
Outlet air temperature	Sensor located on outlet	0x8F	NA:85C RA:90C	NA:90C RA:95C
PFC&DC-DC heat sink	Sensor located on PFC heatsink and DC-DC heatsink			NA: 130C RA: 130C

Table 9. NA revision Temperature Sensor Location and Thresholds

10. ELECTROMAGNETIC COMPATIBILITY

11.1 IMMUNITY

PARAMETER	DESCRIPTION / CONDITION	CRITERION
ESD Contact Discharge	IEC / EN 61000-4-2, ±8 kV, 25+25 discharges per test point	۸
ESD Contact Discharge	(metallic case, LEDs, connector body)	A



Asia-Pacific +86 755 298 85888 **Europe, Middle East** +353 61 49 8941

ESD Air Discharge	IEC / EN 61000-4-2, ±15 kV, 25+25 discharges per test point	Α
2007 iii Dioonargo	(non-metallic user accessible surfaces)	, ,
Radiated Electromagnetics	IEC / EN 61000-4-3, 10 V/m, 1 kHz/80% Amplitude Modulation,	Α
Filed	1 μs Pulse Modulation, 10 kHz2 GHz	A
	IEC / EN 61000-4-4, level 3	
Burst	AC port ±2 kV, 1 minute	Α
	DC port ±1 kV, 1 minute	
	IEC / EN 61000-4-5	
Surge	Line to earth: level 3, ±2 kV	Α
	Line to line: level 2, ±1 kV	
RF Conducted Immunity	IEC/EN 61000-4-6, Level 3, 10 Vrms, CW, 0.1 80 MHz	Α
	IEC/EN 61000-4-11	
Voltage Dips and	1) Vi 230Volts, 70% Load, Dip 100%, Duration 10ms	A
Interruptions	2) Vi 230Volts, 100% Load, Dip 100%, Duration < 50 ms	V1: B; VSB: A
	3) Vi 230Volts, 100% Load, Dip 100%, Duration > 50 ms	В

Table 10. Immunity

11.2 EMISSION

PARAMETER	DESCRIPTION / CONDITION	CRITERION
Conducted Emission	EN55022 / CISPR 22: 0.15 30 MHz, QP and AVG	Class A
Radiated Emission	EN55022 / CISPR 22: 30 MHz 1 GHz, QP	Class A
Harmonic Emissions	IEC61000-3-2, Vin = 230 VAC, 50 Hz, 100% Load	Class A
AC Flicker	IEC / EN 61000-3-3, d _{max} < 3.3%	Pass
Acoustical Noise	Sound power statistical declaration (ISO 9296, ISO 7779, IS9295) @ 50% load	50 dBA

Table 11. Emission

11. SAFETY / APPROVALS

Maximum electric strength testing is performed in the factory according to IEC/EN 62368-1, and UL/CSA 62368-1. Input-to-output electric strength tests should not be repeated in the field. Bel Power Solutions will not honor any warranty claims resulting from electric strength field tests.

PARAMETER DESCRIPTION / CONDITION MIN NOM MAX UNIT



Asia-Pacific +86 755 298 85888 **Europe, Middle East** +353 61 49 8941

Agency Approvals	CAN/CSA-C22.2 No. 62368-1 UL 62368-1 IEC/EN62368-1 BSMI: CNS15936, CNS15598-1 CQC: GB17625.1, GB4943.1, GB/T9254.1 KC: K62368-1 BIS: IS 13252 EAC: TP TC 004, TP TC 020	Approvals In Process	
Isolation Strength	Input (L/N) to case (PE)	Basic	
isolation offerigin	Input (L/N) to output	Reinforced	
Croopaga / Clasropa	Primary (L/N) to protective earth (PE)	3.0	mm
Creepage / Clearance	Primary to secondary	6.0	mm
Flacture of Other worth Table	Input to case	2500	VDO
Electrical Strength Test	Input to output	4000	VDC

Table 12. Safety/Approvals

12. ENVIRONMENTAL

Power supply shall meet the thermal requirements under the load and environmental condition identified in each table. Even though the table addresses only the exhaust air temperature, all other components in the power supply shall also meet their temperature specifications and lifetime requirements.

The power supply must meet UL enclosure requirements for temperature rise limits. All sides of the power supply with exception to the air exhaust side must be classified as "Handle, knobs, grips, etc. held for short periods of time only". In case the exit air temperature requirement cannot be met, the power supply must have a warning label for high touch temperature in compliance with IEC/UL 60950-1 and additionally 85°C rated power cords must also be used with this power supply.

PARA	AMETER	DESCRIPTION / CONDITION	MIN NOM	MAX	UNIT
τ.	Ambient Temperature	V_{1min} to V_{1max} , V_{1nom} , V_{1nom} at 5000 m	0	+50	°C
/A	T _A Ambient Temperature	V_{imin} to $V_{imax},~ \emph{H}_{inom},~\emph{k}_{Bnom}$ at 2000 m	0	+55	°C
T_{Aext}	Extended Temp. Range	Derated output at 2000 m	+50	+60	°C
T_S	Storage Temperature	Non-operational	-40	+70	°C
	Altitude	Operational, above Sea Level	-	5000	m

Table 13. Operation Environmental



13. CONNECTIONS

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
AC inlet	IEC 60320 C20				
AC cord requirement	Wire size		16		AWG
Output connector	48 Power + 16 signals Pins PCB card edge				
Mating output connector	Manufacturer : FCI Electronics Manufacturer P/N: 10053363-200LF (Right angle without key)				

For the pin assignment of DC connector, please refer to Figure 42 and Table 14.




Figure 42. Pin Assignment of DC Connector



	Row A	l.	Mating	DESCRIPTION
PIN	NAME	PIN TYPE	Sequence	DESCRIPTION
P1-12,	12V output	12V Main Output	STD	12 VDC main output
P13-24	PWR Return	12V Main Output	Long	12V Main and 12Vsb output return
P25	+12V Remote Sense Input	Input	Long	12V Output Remote Sense
P26	12VSTBY	Aux/Standby Power	Long	12VSTANDBY output
P27	A0	Input	Long	Power Management Bus address A0
P28	PWOK	Output	Long	Active high; indicates 12V Main is valid and within operational limits
P29	Signal Return Output	Signal GND	Long	Signal GND; (MFBL) long connection
P30	SCL	Bi-Directional; I/O	Long	I ² C /SMBus/ Power Management Bus Clock Line
P31	PRESENT	Output	Short	Power Supply Present; passive signal to Signal Return
P32	SDA	Bi-Directional; I/O	Long	I ² C /SMBus/ Power Management Bus Data Line
	Row B		Mating	
PIN	NAME	PIN TYPE	Sequence	DESCRIPTION
P1-12,	12V Output	12V Main Output	STD	12 VDC main output
P13-24	PWR Return	12V Main Output	Long	12V Main and 12VSB Output return
P25	Smart Redundant Bus Signal	I/O	Long	Smart share for system efficiency performance Common bus to all sharing power modules
				Continuit bus to all sharing power modules
P26	Return Sense	Analogue Input	Long	12V main output Remote Sense Return
P26 P27		Analogue Input Output	Long Long	<u>.</u>
	Return Sense	0 1	Ū	12V main output Remote Sense Return
P27	Return Sense ACOK 12V Load	Output Bi-Direction	Long Long	12V main output Remote Sense Return Indicate AC voltage is present and within operational limits.
P27	Return Sense ACOK 12V Load Share Bus	Output Bi-Direction Analogue I/O	Long Long	12V main output Remote Sense Return Indicate AC voltage is present and within operational limits. 12V Main Output Current Share Signal (bus)
P27 P28 P29	Return Sense ACOK 12V Load Share Bus PSON	Output Bi-Direction Analogue I/O Input Input	Long Long STD	12V main output Remote Sense Return Indicate AC voltage is present and within operational limits. 12V Main Output Current Share Signal (bus) Active low; 12V main output on/off control

All signal pins are referred to SGND

Table 14. Connector pin assignment



14. ACCESSORIES

ITEM	DESCRIPTION	ORDERING PART NUMBER	SOURCE
	I ² C Utility Windows XP/Vista/7 compatible GUI to program, control and monitor TET2200-12-086xA Front-Ends (and other I ² C units)	N/A	belfuse.com/power-solutions
O CO	Evaluation Board Connector board to operate TET2200-12-086xA. Includes an on- board USB to I ² C converter (use I ² C Utility as desktop software).	YTM.G2M01.0	belfuse.com/power-solutions

It is recommend adding each a width 18 mm x thickness 1 mm x length 35 mm busbar for 12 V+/- on loading board as such high output current density.

Maximum electric strength testing is performed in the factory according to IEC/EN 60950, and UL 60950. Input-to-output electric strength tests should not be repeated in the field. Bel Power Solutions will not honor any warranty claims resulting from electric strength field tests.

15. REVISION HISTORY

REVISION	DESCRIPTION OF CHANGES	DATE	ORIGINATOR
001	Initial release	April-11-2019	Zhiqun Wan
002	Correct current limitation, update pin assignment	May-08-2019	Zhiqun Wan
3	Change the power density to 54.1W/inch3 Change the picture of the gold finger	Dec-10-2020	Ryan Li
Α	Change the PSU picture and Mechanical Drawings Add accessories and release to A revision	Sep-15-2022	Ziv Cao
В	Change the efficiency sentence at page 1 Update the safety approve standard and electrical strength test at section 11	Aug-24-2023	Chad Cai

For more information on these products consult: tech.support@psbel.com

NUCLEAR AND MEDICAL APPLICATIONS - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems.

TECHNICAL REVISIONS - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.

