



**SERIES:** VPOL16A-12-SIP | **DESCRIPTION:** POINT OF LOAD CONVERTER
**FEATURES**

- industry standard pin out
- high efficiency to 94%
- 300 KHz switching frequency
- 9.0-14 VDC input range
- 0.75-5.0 VDC wide output range
- over temperature protection
- continuous short circuit protection
- remote on/off
- cost-efficient open frame design
- UL/C-UL 60950 (E222736) certified

**MODEL**

MODEL	input voltage		output voltage	output current	output power	ripple and noise <sup>1</sup>	efficiency
	typ (Vdc)	range (Vdc)	(Vdc)	max (A)	max (W)	max (mVp-p)	typ (%)
VPOL16A-12-SIP	12	9.0~14	0.75	16	9.0	75	77
		9.0~14	1.2		14.4	75	83
		9.0~14	1.5		18.0	75	86
		9.0~14	1.8		21.6	75	88
		9.0~14	2.0		24.0	75	89
		9.0~14	2.5		30.0	75	90
		9.0~14	3.3		39.6	75	92
		9.0~14	5.0		60.0	75	94

Notes: 1. Ripple and noise are measured at 20 MHz BW by "parallel cable" method with 1  $\mu$ F ceramic and 10  $\mu$ F electrolytic capacitors on the output.

**PART NUMBER KEY**

## INPUT

parameter	conditions/description	min	typ	max	units
operating input voltage		9.0	12.0	14.0	Vdc
input under-voltage lockout	turn-on voltage treshold		8.0		Vdc
	turn-off voltage treshold		7.7		Vdc
	lockout hysteresis voltage		0.3		Vdc
input current	0~14 Vdc			11	A
no load input current	0.75 output		40		mA
	1.2 output		50		mA
	1.5 output		50		mA
	1.8 output		60		mA
	2.0 output		60		mA
	2.5 output		65		mA
	3.3 output		75		mA
5.0 output		75		mA	
off converter input current	shutdown input idle current			10	mA
inrush current				0.1	A <sup>2</sup> s
input reflected-ripple current	P-P thru 1 $\mu$ H inductor, 5Hz to 20MHz		300		mA

## OUTPUT

parameter	conditions/description	min	typ	max	units
capacitive load	low ESR			8,000	$\mu$ F
output voltage set point	at nominal input		$\pm$ 1.5		Vdc
trim adjustment range	selected by an external resistor	0.75		5.0	Vdc
line regulation	low to high		$\pm$ 0.2		%
load regulation	10~100% load		$\pm$ 0.5		%
operating current range		0		16	A
transient response deviation	50% load step change			200	mV
switching frequency			300		kHz
remote on/off	positive logic logic low (module off) logic high (module on)	or open circuit	0	0.4	Vdc
	negative logic logic low (module off) logic high (module on)	or open circuit	0 2.8	0.4	Vdc
leakage current				1	mA
start-up time			3.5		ms
rise time			3.5		ms

## PROTECTIONS

parameter	conditions/description	min	typ	max	units
over current protection	continuous				
short circuit protection	continuous				
over temperature protection			130		$^{\circ}$ C

## SAFETY AND COMPLIANCE

parameter	conditions/description	min	typ	max	units
safety approvals	60950: UL/cUL				
MTBF	as per MIL-HDBK-217F @ 25 $^{\circ}$ C	980,000			hours
RoHS	yes				


## ENVIRONMENTAL

parameter	conditions/description	min	typ	max	units
operating temperature	see derating curve	-40		85	°C
storage temperature		-55		125	°C

## DERATING CURVES

Figure 1

### TEMPERATURE DERATING CURVE (5 Vdc input & 3.3 Vdc output)



## MECHANICAL


parameter	conditions/description	min	typ	max	units
dimensions	50.8 x 13.0 x 8.3 [2.00 x 0.512 x 0.327 inch]				mm
weight			10		g

## MECHANICAL DRAWING

units: inches [mm]


tolerance: x.xx ±0.02 [±0.5], x.xxx ±0.010 [0.25]

PIN CONNECTIONS	
Pin	Function
1	+Vo
2	+Vo
3	+Sense
4	+Vo
5	Common
6	Common
7	+Vin
8	+Vin
9	No pin
10	Trim
11	REM




## EFFICIENCY CURVES


**EFFICIENCY VS OUTPUT CURRENT**  
**VPOL16A-12-SIP**  
**(Vo = 5.0 Vdc)**




**EFFICIENCY VS OUTPUT CURRENT**  
**VPOL16A-12-SIP**  
**(Vo = 3.3 Vdc)**



**EFFICIENCY VS OUTPUT CURRENT**  
**VPOL16A-12-SIP**  
**(Vo = 2.5 Vdc)**




**EFFICIENCY VS OUTPUT CURRENT**  
**VPOL16A-12-SIP**  
**(Vo = 2.0 Vdc)**




## EFFICIENCY CURVES (CONTINUED)


**EFFICIENCY VS OUTPUT CURRENT**  
**VPOL16A-12-SIP**  
**(Vo = 1.8 Vdc)**




**EFFICIENCY VS OUTPUT CURRENT**  
**VPOL16A-12-SIP**  
**(Vo = 1.5 Vdc)**



**EFFICIENCY VS OUTPUT CURRENT**  
**VPOL16A-12-SIP**  
**(Vo = 1.2 Vdc)**




**EFFICIENCY VS OUTPUT CURRENT**  
**VPOL16A-12-SIP**  
**(Vo = 0.75 Vdc)**



## THEORY OF OPERATION


A block diagram of the VPOL16A-12-SIP Series converter is shown in Figure 2. Extremely high efficiency power conversion is achieved through the use of synchronous rectification and drive techniques. Essentially, the powerful VPOL16A-12-SIP series topology is based on a non-isolated synchronous buck converter. The control loop is optimized for unconditional stability, fast transient response and a very tight line and load regulation. In a typical pre-bias application the VPOL16A-12-SIP series converters do not draw any reverse current at start-up. The output voltage can be adjusted from 0.75 to 5.0vdc, using the TRIM pin with a external resistor. The converter can be shut down via a remote ON/OFF input that is referenced to ground. This input is compatible with popular logic devices; a 'positive' logic input is supplied as standard. Positive logic implies that the converter is enabled if the remote ON/OFF input is high (or floating), and disabled if it is low. The converter is also protected against over-temperature conditions. If the converter is overloaded or the ambient temperature gets too high, the converter will shut down to protect the unit.

Figure 2



## TYPICAL APPLICATION CIRCUITS

The VPOL16A-12-SIP converters must be connected to a low AC source impedance. To avoid problems with loop stability source inductance should be low. Also, the input capacitors should be placed close to the converter input pins to de-couple distribution inductance. However, the external input capacitors are chosen for suitable ripple handling capability. Low ESR polymers are a good choice. They have high capacitance, high ripple rating and low ESR (typical <math>< 100\text{m}\Omega</math>). Electrolytic capacitors should be avoided. Circuit as shown in Figure 3 represents typical measurement methods for ripple current. Input reflected-ripple current is measured with a simulated source Inductance of  $1\mu\text{H}$ . Current is measured at the input of the module.



The basic test set-up to measure parameters such as efficiency and load regulation is shown in Figure 4. Things to note are that this converter is non-isolated, as such the input and output share a common ground. These grounds should be connected together via low impedance ground plane in the application circuit. When testing a converter on a bench set-up, ensure that -Vin and -Vo are connected together via a low impedance short to ensure proper efficiency and load regulation measurements are being made. When testing the CUI INC's VPOL16A-12-SIP series under any transient conditions please ensure that the transient response of the source is sufficient to power the equipment under test. We can calculate the Efficiency, Load regulation and Line regulation.

The value of efficiency is defined as:

$$\text{Efficiency} = \frac{V_o \times I_o}{V_{in} \times I_{in}} \times 100\%$$

Note:  $V_o$  is output voltage,  $I_o$  is output current,  $V_{in}$  is input voltage,  $I_{in}$  is input current.

The value of load regulation is defined as:

$$\text{Load.reg} = \frac{V_{FL} - V_{NL}}{V_{NL}} \times 100\%$$


Note:  $V_{FL}$  is the output voltage at full load.  
 $V_{NL}$  is the output voltage at no load.

The value of line regulation is defined as:

$$\text{Line.reg} = \frac{V_{HL} - V_{LL}}{V_{LL}} \times 100\%$$

Note:  $V_{HL}$  is the output voltage of maximum input voltage at full load.  
 $V_{LL}$  is the output voltage of minimum input voltage at full load.

**Figure 4**  
**VPOL5A-12-SIP Series Test Setup**






## TYPICAL APPLICATION CIRCUITS (CONTINUED)

The output Voltage of the VPOL16A-12-SIP can be adjusted in the range 0.75V to 5.0V by connecting a single resistor on the motherboard (shown as Rtrim) in Figure 5. When Trim resistor is not connected the output voltage defaults to 0.75V

**Figure 5**  
Trim-up Voltage Setup



The value of Rtrim-up defined as:

$$R_{trim} = \left( \frac{10500}{V_o - 0.75} - 1000 \right)$$

Note: Rtrim-up is the external resistor in Ω, Vo is the desired output voltage

To give an example of the above calculation, to set a voltage of 3.3 Vdc.

Rtrim is given by:

$$R_{trim} = \left( \frac{10500}{3.3 - 0.75} - 1000 \right)$$

Note: Rtrim = 3117 Ω

For various output values various resistors are calculated and provided in Table 1 for convenience:


**Table 1**  
Trim Resistor Values

Vo, set (V)	Rtrim (kΩ)
0.75	open
1.20	22.33
1.50	13.0
1.80	9.0
2.00	7.4
2.50	5.0
3.30	3.12
5.0	1.47


## TYPICAL APPLICATION CIRCUITS (CONTINUED)

### Remote on/off

**Figure 6**  
Positive Remote on/off Input Drive Circuit




**Figure 7**  
Negative Remote On/Off Input Drive Circuit



## REMOTE SENSE COMPENSATION

Remote Sense regulates the output voltage at the point of load. It minimizes the effects of distribution losses such as drops across the connecting pin and PCB tracks (see Figure 8). Please note however, the maximum drop from the output pin to the point of load should not exceed 500mV for remote compensation to work. The amount of power delivered by the module is defined as the output voltage multiplied by the output current ( $V_O \times I_O$ ). When using TRIM UP, the output voltage of the module will increase which, if the same output current is maintained, increases the power output by the module. Make sure that the maximum output power of the module remains at or below the maximum rated power. When the Remote Sense feature is not being used, leave sense pin disconnected.


**Figure 8**  
**Circuit Configuration for Remote Sense Operation**



## OUTPUT RIPPLE AND NOISE MEASUREMENT

The test set-up for noise and ripple measurements is shown in Figure 9 a coaxial cable with a  $50\Omega$  termination was used to prevent impedance mismatch reflections disturbing the noise readings at higher frequencies.

**Figure 9**  
**Output Voltage Ripple and Noise Measurement Set-up**



### Output Capacitance

CUI INC's VPOL16A-12-SIP series converters provide unconditional stability with or without external capacitors. For good transient response low ESR output capacitors should be located close to the point of load. For high current applications point has already been made in layout considerations for low resistance and low inductance tracks. Output capacitors with its associated ESR values have an impact on loop stability and bandwidth. CUI INC's converters are designed to work with load capacitance up-to  $8,000\mu\text{F}$ . It is recommended that any additional capacitance, Maximum  $8,000\mu\text{F}$  and low ESR, be connected close to the point of load and outside the remote compensation point.

## REVISION HISTORY

---

rev.	description	date
1.0	initial release	08/01/2007
1.01	datasheet updated to a new template	11/05/2021

The revision history provided is for informational purposes only and is believed to be accurate.



**CUI INC**  
a bel group

**Headquarters**  
20050 SW 112th Ave.  
Tualatin, OR 97062  
**800.275.4899**

Fax 503.612.2383  
**cui.com**  
techsupport@cui.com

CUI offers a two (2) year limited warranty. Complete warranty information is listed on our website.

CUI reserves the right to make changes to the product at any time without notice. Information provided by CUI is believed to be accurate and reliable. However, no responsibility is assumed by CUI for its use, nor for any infringements of patents or other rights of third parties which may result from its use.

CUI products are not authorized or warranted for use as critical components in equipment that requires an extremely high level of reliability. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.