



### 2.8V to 22V VIN, Max 1A, 4-Switch Integrated **Buck-Boost Module**

### **DESCRIPTION**

The MPM4730 is a synchronous, four-switch integrated buck-boost module with a 2.8V to 22V input voltage (V<sub>IN</sub>) range. The device regulates the output voltage (V<sub>OUT</sub>) with high efficiency, and provides integrated Vout scaling and output current (IOUT) limit functions.

The MPM4730 uses constant-on-time (COT) control in buck mode and constant-off-time control in boost mode, providing a fast load transient response and smooth buck-boost mode transients. The MPM4730 features pulse-frequency automatic modulation (PFM)/pulse-width modulation (PWM) or forced PWM switching modes. It also provides a selectable switching frequency  $(f_{SW})$ configurable soft start.

Full protection features include over-current protection (OCP), over-voltage protection (OVP), under-voltage protection (UVP), and thermal shutdown.

The MPM4730 is available in an ECLGA-18 (3mmx3mm) package.

### **FEATURES**

- 2.8V to 22V Operating Input Voltage (V<sub>IN</sub>)
- 0.08V to 1.637V Reference Voltage (V<sub>RFF</sub>) Range with 0.8mV Resolution via the I<sup>2</sup>C (1) (Default 1V V<sub>REF</sub>)
- Configurable Output Voltage (Vout) via the FB Pin
- 1A Max Output Current (I<sub>OUT</sub>)
- 500kHz/750kHz Selectable Switching Frequency (f<sub>SW</sub>)
- Output Over-Voltage Protection (OVP) and Short-Circuit Protection (SCP) with Hiccup
- Over-Temperature Warning (OTW) and Shutdown
- I<sup>2</sup>C Interface with ALT Pin
- One-Time Programmable (OTP) Non-Volatile Memory (NVM)
- I<sup>2</sup>C-Configurable Pulse-Frequency Modulation (PFM)/Pulse-Width Modulation (PWM) Mode, Soft Start, Over-Current Protection (OCP), and OVP
- Configurable EN Shutdown Discharge
- Available in an ECLGA-18 (3mmx3mmx1.86mm) Package

### **APPLICATIONS**

- Server Power Supply Units (PSUs)
- **Buck-Boost Bus Supplies**


All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.


### Note:

For applications where V<sub>OUT</sub> is below 3V, the switching frequency decreases.



### **TYPICAL APPLICATION**







### ORDERING INFORMATION

| Part Number*    | Package          | Top Marking | MSL      |
|-----------------|------------------|-------------|----------|
| MPM4730GPQ-     | ECLGA-18         | See Below   | 2        |
| XXXX**          | (3mmx3mmx1.86mm) | See Delow   | <b>5</b> |
| MPM4730GPQ-0000 | ECLGA-18         | See Below   | 2        |
| WFW4730GFQ-0000 | (3mmx3mmx1.86mm) | See below   | 3        |

<sup>\*</sup> For Tape & Reel, add suffix -Z (e.g. MPM4730GPQ-xxxx-Z).


### **TOP MARKING**

## BXLY

BXL: Product code of MPM4730GPQ

Y: Year code LLL: Lot number

### **PACKAGE REFERENCE**



<sup>\*\*</sup> The 4-digit suffix code "xxxx" is the configuration identifier for the register settings stored in the multiple-time programmable (MTP) memory. For the default configuration, the code is "0000". See Table 2 on page 30 and Table 3 on page 30 for the detailed configuration information. For customized configurations, contact an MPS FAE to assign a 4-digit suffix code.



### **PIN FUNCTIONS**

| Pin#  | Name | Description   |
|-------|------|---|
| 1     | AGND | Analog ground. Connect AGND to GND.   |
| 2, 11 | GND  | <b>Power ground.</b> The GND pin is the reference ground of the regulated output voltage (V <sub>OUT</sub> ). GND requires extra consideration during PCB layout. Connect GND with copper traces and vias.  |
| 3     | VOUT | Output power pin. Place the output capacitor close to VOUT and GND.   |
| 4     | BST2 | Test pin. The BST2 pin can be floated.  |
| 5, 6  | SW2  | <b>Test pin.</b> The internal switches are connected to SW2. This is a test pin that can be floated.  |
| 7, 8  | SW1  | <b>Test pin.</b> The internal switches are connected to SW1. This is a test pin that can be floated.  |
| 9     | BST1 | Test pin. The BST1 pin can be floated.  |
| 10    | VIN  | <b>Supply voltage.</b> The VIN pin is the drain of the internal power device, and it provides power to the entire chip. The MPM4730 operates from a 2.8V to 22V input voltage ( $V_{IN}$ ). An input capacitor ( $C_{IN}$ ) is required to prevent large voltage spikes from appearing at the input. Place $C_{IN}$ as close to the IC as possible. |
| 12    | EN   | On/off control for the entire chip. Drive the EN pin high to turn the device on. Drive EN low or float EN to turn it off. EN has an internal $2M\Omega$ pull-down resistor connected to ground.   |
| 13    | ALT  | Alert output. If the ALT pin pulls to logic low, a fault or warning has occurred.   |
| 14    | SCL  | Clock pin of the I <sup>2</sup> C interface. The SCL pin can support an I <sup>2</sup> C clock up to 3.4MHz. If not used, SCL should be pulled up to VCC.   |
| 15    | SDA  | Data pin of the I <sup>2</sup> C interface. If the SDA pin is not used, SDA should be pulled up to VCC.   |
| 16    | OC   | Output constant current limit setting pin.  |
| 17    | FB   | <b>Feedback.</b> An external resistor divider from the output to AGND (tapped to FB) sets V <sub>OUT</sub> .  |
| 18    | VCC  | Internal 3.65V low-dropout (LDO) regulator output. Decouple the VCC pin with a 1µF capacitor.   |



### ABSOLUTE MAXIMUM RATINGS (2) Supply voltage (V<sub>IN</sub>) .......26V V<sub>OUT</sub>......24V V<sub>SW1/SW2</sub> (DC) .....-0.3V to +24.3V V<sub>SW1/SW2</sub> (10ns).....-7V to +26V $V_{BST1/BST2}$ ...... $V_{SWx}$ + 4V VEN.....-0.3V to +26V VALT.....-0.3V to +5.5V All other pins .....-0.3V to +4V Continuous power dissipation ( $T_A = 25^{\circ}C$ ) (3) (6) ......4.36W Junction temperature (T<sub>J</sub>) ......150°C Lead temperature ......260°C Storage temperature ..... -65°C to +150°C ESD Ratings (4) Human body model (HBM) .....±2kV Charged-device model (CDM).....±1kV Recommended Operating Conditions (5) Operating input voltage (V<sub>IN</sub>) range..... ......2.8V to 22V Output voltage (V<sub>OUT</sub>) range........... 1V to 20.47V Output current (I<sub>OUT</sub>)...... Max 1A Operating junction temp (T<sub>J</sub>).... -40°C to +125°C

| Thermal Resistance     | $oldsymbol{	heta}$ JA | <b>0</b> JC |
|------------------------|-----------------------|-------------|
| ECLGA-18 (3mmx3mm)     |                       |             |
| MPM4730 <sup>(6)</sup> | 28.7                  | 10.63°C/W   |

#### Notes:

- 2) Exceeding these ratings may damage the device.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature,  $T_{\rm J}$  (MAX), the junction-to-ambient thermal resistance,  $\theta_{\rm JA}$ , and the ambient temperature,  $T_{\rm A}$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_{\rm D}$  (MAX) =  $(T_{\rm J}$  (MAX)  $T_{\rm A})$  /  $\theta_{\rm JA}$ . Exceeding the maximum allowable power dissipation can produce an excessive die temperature, and the regulator may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 4) HBM, per JEDEC specification JESD22-A114; CDM, per JEDEC specification JESD22-C101. The JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process. The JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.
- The device is not guaranteed to function outside of its operating conditions.
- Measured on the MPM4730 evaluation board, a 4-layer PCB, 51mmx51mm.



### **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 12V,  $V_{EN}$  = 5V,  $T_J$  = -40°C to +125°C  $^{(7)}$ , typical value is tested at  $T_J$  = 25°C, unless otherwise noted.

| Parameter   | Symbol                 | Condition   | Min   | Тур  | Max       | Units            |
|---|------------------------|---|-------|------|-----------|------------------|
| Shutdown supply current   | I <sub>IN</sub>        | V <sub>EN</sub> = 0V  |       | 0    | 3         | μΑ               |
| Quiescent supply current  | ΙQ                     | Non-switching, I <sup>2</sup> C sets PFM mode                                       |       | 1    |           | mA               |
| EN rising threshold   | V <sub>EN_RISING</sub> |   | 1     | 1.1  | 1.2       | V                |
| EN hysteresis   | V <sub>EN_HYS</sub>    |   |       | 110  |           | mV               |
| EN-to-ground resistance   | REN                    | V <sub>EN</sub> = 2V  |       | 2    |           | МΩ               |
| EN on to output voltage (V <sub>OUT</sub> ) > 90% delay                       | <b>t</b> delay         | See Figure 9 on page 18   |       | 3.6  |           | ms               |
| VCC regulator   | Vcc                    |   | 3.3   | 3.65 | 4         | V                |
| VCC load regulation   | Vcc_log                | Icc = 10mA  |       |      | 1         | %                |
| Input voltage (V <sub>IN</sub> ) undervoltage lockout (UVLO) rising threshold | $V_{IN\_UVLO}$         |   | 2.5   | 2.65 | 2.8       | V                |
| V <sub>IN</sub> UVLO threshold hysteresis                                     | Vuvlo_HYS              |   |       | 160  |           | mV               |
| Power Converter   |                        |   | _     | 1    | r         |                  |
|   |                        | T <sub>J</sub> = 25°C   | -1%   | 1000 | +1%       | mV               |
| Feedback voltage  | $V_{FB}$               | $T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$                                | -1.5% | 1000 | +1.5<br>% | mV               |
| Feedback current  | I <sub>FB</sub>        | V <sub>FB</sub> = 1.05V   |       | 10   |           | nA               |
| Output discharge resistance   | R <sub>DIS</sub>       |   |       | 60   | 100       | Ω                |
| Switch leakage  | Iswlkg                 | $V_{EN} = 0V$ , $V_{SW1/SW2} = 22V$ , $T_J = 25$ °C                                 |       |      | 1         | μΑ               |
| Ossillator fraguency  | f <sub>SW1</sub>       | Set FREQ = $500$ kHz via $I^2$ C,<br>T <sub>J</sub> = $25^{\circ}$ C                | -20%  | 520  | +20%      | kHz              |
| Oscillator frequency  | f <sub>S2W</sub>       | Set FREQ = 750kHz via $I^2$ C,<br>T <sub>J</sub> = 25°C                             |       | 750  |           | kHz              |
| Minimum on time (8)   | ton_min1               | Switch A, B, C, D   |       | 160  |           | ns               |
| Maximum duty cycle (8)  | D <sub>MAX</sub>       | Buck mode, FREQ = 500kHz  |       | 85   |           | %                |
| Minimum duty cycle (8)  | D <sub>MIN</sub>       | Boost mode, FREQ = 500kHz   |       | 15   |           | %                |
| Soft-start time   | tss                    | Can be changed by I <sup>2</sup> C, V <sub>REF</sub> from 0V to 1V, default SS time |       | 3.5  |           | ms               |
| Protections   |                        |   |       |      | •         |                  |
| Output over-voltage protection (OVP)  | V <sub>OVP_R</sub>     |   | 150%  | 160% | 170%      | V <sub>REF</sub> |
| Output OVP recovery   | V <sub>OVP_F</sub>     |   | 130%  | 140% | 150%      | $V_{REF}$        |
| Output current (Iout) limit threshold (8)                                     | I <sub>OUT_LIMT</sub>  |   |       | 2    |           | Α                |
| Output under-voltage (UV) threshold   | V <sub>UVP</sub>       | 20μs deglitch, UV falling   | 45%   | 50%  | 55%       | $V_{REF}$        |
| ALT sink current capability   | $V_{ALT\_LOW}$         | Sink 4mA  |       | 0.2  | 0.4       | V                |



### **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{IN}$  = 12V,  $V_{EN}$  = 5V,  $T_J$  = -40°C to +125°C  $^{(7)}$ , typical value is tested at  $T_J$  = 25°C, unless otherwise noted.

| Parameter  | Symbol               | Condition  | Min | Тур | Max  | Units |
|--|----------------------|--|-----|-----|------|-------|
| ALT leakage                                      | I <sub>ALT_LKG</sub> | V <sub>PULL</sub> = 5V                                     |     |     | 1    | μΑ    |
| Thermal shutdown rising threshold <sup>(8)</sup> | T <sub>STD</sub>     |  |     | 150 |      | °C    |
| Thermal hysteresis (8)                           | T <sub>STD_HYS</sub> |  |     | 20  |      | °C    |
| I <sup>2</sup> C Specifications (8)              |                      |  |     |     |      |       |
| Input logic high                                 | ViH                  | I <sup>2</sup> C pull-up V <sub>DD</sub> can be 1.8V to 5V | 1.4 |     |      | V     |
| Input logic low                                  | V <sub>IL</sub>      |  |     |     | 0.4  | V     |
| Output voltage logic low                         | V <sub>OUT_L</sub>   | Sink current = 4mA   |     |     | 0.4  | V     |
| SCL clock frequency                              | fscL                 |  |     | 400 | 3400 | kHz   |
| SCL high time                                    | thigh                |  | 60  |     |      | ns    |
| SCL low time                                     | t <sub>LOW</sub>     |  | 160 |     |      | ns    |
| Data set-up time                                 | tsu_dat              |  | 10  |     |      | ns    |
| Data hold time                                   | thd_dat              |  | 0   | 60  |      | ns    |
| Set-up time for (repeated) start command         | tsu_sta              |  | 160 |     |      | ns    |
| Hold time for (repeated) start command           | thd_sta              |  | 160 |     |      | ns    |
| Bus free time between a start and a stop command | t <sub>BUF</sub>     |  | 160 |     |      | ns    |
| Set-up time for stop command                     | tsu_sто              |  | 160 |     |      | ns    |
| SCL and SDA rising time                          | t <sub>R</sub>       |  | 10  |     | 300  | ns    |
| SCL and SDA falling time                         | tϝ                   |  | 10  |     | 300  | ns    |
| Pulse width of suppressed spike                  | tsp                  |  | 0   |     | 50   | ns    |
| Capacitance for each bus line                    | Св                   |  |     |     | 400  | pF    |

### Notes:


- 7) Not tested in production. Guaranteed by over-temperature (OT) correlation.
- 8) Guaranteed by engineering sample characterization.





### TYPICAL PERFORMANCE CHARACTERISTICS


Performance waveforms are tested on the evaluation board.  $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ , FCCM, = 500kHz,  $T_A = 25$ °C, unless otherwise noted.


 $f_{SW}$ 




















Performance waveforms are tested on the evaluation board.  $V_{IN}$  = 12V,  $V_{OUT}$  = 5V, FCCM, = 500kHz,  $T_A$  = 25°C, unless otherwise noted.


 $f_{SW}$ 











© 2024 MPS. All Rights Reserved.




Performance waveforms are tested on the evaluation board.  $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ , FCCM, = 500kHz,  $T_A = 25$ °C, unless otherwise noted.

 $f_{SW}$ 







### EN Bit Enabled via the I<sup>2</sup>C

 $I_{OUT} = 1A$ 

CH1: Vout

CH2: SW1

**CH3: SW2** 


10V/div.

5V/div.

1A/div.


CH4: I<sub>OUT</sub>

5V/div.




### EN Bit Shutdown via the I<sup>2</sup>C

 $I_{OUT} = 0A$ 




### EN Bit Shutdown via the I2C

 $I_{OUT} = 1A$ 




### **EN Pin Enabled**

 $I_{OUT} = 0A$ 



### **EN Pin Enabled**

 $I_{OUT} = 1A$ 






Performance waveforms are tested on the evaluation board.  $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ , FCCM, = 500kHz,  $T_A = 25$ °C, unless otherwise noted.

CH2: SW1


**CH3: SW2** 

1A/div.


 $f_{SW}$ 




### **EN Pin Disabled**




### Start-Up through VIN




### Start-Up through VIN



### Shutdown through VIN



### Shutdown through VIN



© 2024 MPS. All Rights Reserved.



Performance waveforms are tested on the evaluation board.  $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ , FCCM, = 500kHz,  $T_A = 25$ °C, unless otherwise noted.

CH1: Vout/AC

10mV/div.

CH2: SW1 10V/div.

**CH3: SW2** 

5V/div.

1A/div.

CH4: Iout

CH1: V<sub>OUT/AC</sub>

10mV/div.

CH2: SW1

**CH3: SW2** 

5V/div.

1A/div.

CH4: I<sub>OUT</sub>

CH1: Vout

CH2: SW1

**CH3: SW2** 

10V/div.

CH4: Iout


1A/div.

10V/div.


10V/div.


10V/div.

 $f_{SW}$ 












### **Steady State** fsw = 750kHz, 1A






# **I<sup>2</sup>C VID**Vout = 12V to 5V, lout = 0A





Performance waveforms are tested on the evaluation board.  $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ , FCCM, = 500kHz,  $T_A = 25$ °C, unless otherwise noted.

 $f_{SW}$ 





Performance waveforms are tested on the evaluation board.  $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ , FCCM, = 500kHz,  $T_A = 25$ °C, unless otherwise noted.

CH1: Vout

CH2: SW1

**CH3: SW2** 

10V/div.

5V/div.


1A/div.

CH4: Iout


5V/div.

 $f_{SW}$ 


### Short-Circuit Protection Recovery with Hiccup Mode



### **VOUT OVP with Hiccup Mode**



### **V<sub>OUT</sub> OVP** with Latch-Off Mode





### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1: Functional Block Diagram



### **OPERATION**

The MPM4730 is a four-switch, integrated inductor buck-boost module that can work in constant-on-time (COT) control mode with a fixed frequency. This provides fast transient response for the buck, boost, and buck-boost modes. A special buck-boost control strategy provides high efficiency across the full input range and smooth transients between different modes.

### **Buck-Boost Operation**

The MPM4730 can regulate the output voltage  $(V_{OUT})$  to be above, equal to, or below the input voltage  $(V_{IN})$ . Figure 2 shows a power structure with one inductor and the four switches.




Figure 2: Buck-Boost Topology

The MPM4730 can operate in buck mode, boost mode, or buck-boost mode with different  $V_{\text{IN}}$  inputs (see Figure 3).




Figure 3: Buck-Boost Operation Range

### **Buck Mode**

When  $V_{\text{IN}}$  is significantly higher than  $V_{\text{OUT}}$ , the MPM4730 works in buck mode. In buck mode, SWA and SWB switch for buck regulation. SWC is off, and SWD remains on to conduct the inductor current ( $I_{\text{L}}$ ).

SWA works with COT control logic, and SWB turns on as a complement of SWA. In each cycle, SWB turns on to conduct the inductor current.

When  $I_L$  drops to the COMP voltage ( $V_{COMP}$ ), SWB turns off and SWA turns on. SWA turns on for a fixed on time before turning off. Then SWB turns on again, and the operation repeats. The COMP signal is the error amplifier's (EA) output from the  $V_{OUT}$  feedback and internal FB reference voltage (see Figure 4).




Figure 4: Buck Waveform

### **Boost Mode**

When  $V_{\text{IN}}$  is significantly lower than  $V_{\text{OUT}}$ , the MPM4730 works in boost mode. In boost mode, SWC and SWD switch for boost regulation. SWB is off, and SWA remains on to conduct  $I_{\text{L}}$ .

During each period, SWC remains off with COT control, while SWD turns on as a complement of SWC to boost  $I_L$  to the output. In each cycle, SWC turns on to conduct  $I_L$ . When  $I_L$  rises and reaches  $V_{COMP}$ , SWC turns off and SWD turns on. SWC turns off with a fixed off time before turning on again. During this period, SWD turns on for the current freewheel (see Figure 5).




Figure 5: Boost Waveform



### **Buck-Boost Mode**

When  $V_{\text{IN}}$  is almost equal to  $V_{\text{OUT}}$ , the MPM4730 cannot provide enough energy to operate in buck mode due to SWA's minimum off time, or it supplies too much power to  $V_{\text{OUT}}$  in boost mode due to SWC's minimum on time. The IC uses buck-boost control to regulate  $V_{\text{OUT}}$  under these conditions.

If  $V_{\text{IN}}$  drops and the SWA off period is close to the minimum buck off time in buck mode, buckboost mode is engaged. When the next cycle starts after the SWA and SWD on time (the buck high-side MOSFET (HS-FET) on period), boost mode starts with SWA and SWC on (boost low-side MOSFET (LS-FET) on).

SWA and SWD turn on again for the resting period in boost mode (boost HS-FET is on). After the boost period elapses, the buck period starts, and SWB and SWD remain on until  $I_L$  drops to  $V_{COMP}$ . Then SWA and SWD turn on until the next boost period begins. Buck and boost switching operate within a one-interval period. This is called buck-boost mode.

If  $V_{\text{IN}}$  rises, and the SWC on period is close to the boost minimum on time in boost mode, buckboost mode is enabled. After the boost constant-off-time period (SWA and SWD on), SWB and SWD remain on until the  $I_L$  signal drops to  $V_{\text{COMP}}$ , just like a buck off-time period control.

After the  $I_L$  signal triggers  $V_{COMP}$ , SWA and SWD turn on for the buck on time, which is followed by boost switching (SWA and SWC on). Buck and boost switching operate within a one-interval period. Figure 6 shows the buck-boost waveform when  $V_{IN}$  exceeds  $V_{OUT}$ .




Figure 6: Buck to Buck-Boost Transient

Figure 7 shows the buck-boost waveform when  $V_{\text{OUT}}$  exceeds  $V_{\text{IN}}$ .

If  $V_{\text{IN}}$  exceeds 130% of  $V_{\text{OUT}}$  in buck-boost mode, the MPM4730 switches from buck-boost mode to buck mode. If  $V_{\text{IN}}$  drops below 20% of  $V_{\text{OUT}}$ , the MPM4730 switches from buck-boost mode to boost mode.




Figure 7: Buck-Boost Waveform

### **Working Mode Selection**

The MPM4730 works with a fixed frequency under heavy-load conditions. When the load current decreases, the MPM4730 can work in forced continuous conduction mode (FCCM) or pulse-skip mode (PSM) based on the MODE register setting.

## Forced Continuous Conduction Mode (FCCM) or Forced Pulse-Width Modulation (PWM) Mode

In FCCM, the buck on time and boost off time are determined by the internal circuit. This achieves a fixed frequency based on the  $V_{\text{IN}}$  /  $V_{\text{OUT}}$  ratio. When the load decreases, the average input current drops, and  $I_{\text{L}}$  may go negative from  $V_{\text{OUT}}$  to  $V_{\text{IN}}$  during the off time (SWD on). This forces the inductor current to work in continuous conduction mode (CCM) with a fixed frequency, producing a lower  $V_{\text{OUT}}$  ripple than in PSM mode.

### Pulse-Skip Mode (PSM) and Automotive Pulse-Frequency Modulation (PFM)/PWM Mode

If  $I_L$  drops to 0A in PSM, SWD turns off to prevent the current from flowing from  $V_{\text{OUT}}$  to  $V_{\text{IN}}$ , forcing  $I_L$  to work in discontinuous conduction mode (DCM). Meanwhile, the internal off time clock stretches once the MPM4730 enters DCM. The switching frequency drops when the inductor current conduction period decreases, which helps save power loss and reduce the  $V_{\text{OUT}}$  ripple.



If  $V_{\text{COMP}}$  drops to the PSM threshold (even if the IC decreases the frequency), the MPM4730 stops switching to further decrease the switching power loss.

The MPM4730 recovers switching once  $V_{\text{COMP}}$  exceeds the PSM threshold. The switching pulse skips based on  $V_{\text{COMP}}$  under very light-load conditions. PSM has a much higher efficiency than FCCM under light loads, but the  $V_{\text{OUT}}$  ripple may be higher due to the group switching pulse.

### **Internal VCC Regulator**

The 3.65V internal regulator powers most of the internal circuitries. This regulator takes VIN and operates across the full  $V_{\text{IN}}$  range. When  $V_{\text{IN}}$  exceeds 3.65V, the output of the regulator is in full regulation. If  $V_{\text{IN}}$  drops below 3.65V, the output decreases with  $V_{\text{IN}}$ . VCC requires an external 1µF ceramic capacitor for decoupling.

### **Enable (EN) Control**

The MPM4730 has an enable (EN) control pin. Pull EN high to enable the IC. Pull EN low or float EN to disable the IC.

If EN is pulled down when the output discharge function is enabled, the MPM4730 shuts down after 55ms. The MPM4730's I<sup>2</sup>C register value is reset to its default only after the MPM4730 experiences this type of shutdown. If EN is pulled high within 55ms, the I<sup>2</sup>C register is not reset, and the MPM4730 enables the output with the previous register setting.

If the output discharge function is disabled, the MPM4730 shuts down once EN is pulled down for more than 100 $\mu$ s, and the MPM4730 I<sup>2</sup>C register is reset after a 100 $\mu$ s delay (see Figure 8).




Figure 8: EN On/Off Logic for I<sup>2</sup>C Register Reset

If EN is pulled high, there is a delay time ( $t_{DELAY}$ ) before  $V_{OUT}$  reaches 90% of  $V_{REF}$  (see Figure 9).




Figure 9: EN On to Vout > 90% Delay

### **Under-Voltage Lockout (UVLO)**

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The UVLO comparator monitors  $V_{\text{IN}}$  and enables or disables the entire IC.

### Internal Soft Start (SS)

Soft start (SS) prevents the converter output voltage from overshooting during start-up. When the chip starts up, the internal circuitry generates an SS voltage that ramps up from 0V to 3.65V. If the SS voltage (V\_SS) is below V\_REF, the error amplifier uses V\_SS as the reference. If V\_SS exceeds V\_REF, the error amplifier uses V\_REF as the reference.

If the MPM4730's output is pre-biased to a certain voltage during start-up, the IC disables the switching of both the HS-FET and LS-FET until the voltage on the internal SS capacitor exceeds the internal  $V_{\text{FB}}$ .

### **Over-Current Protection (OCP)**

The MPM4730 has a constant-current limit control loop to limit the output average current. The current information is sensed from switches A, B, C, and D. Then an average algorithm calculates the output current.

When the output current exceeds the current-limit threshold, V<sub>OUT</sub> starts to drop.

There are two conditions that activate this condition:

- 1.  $V_{\text{OUT}}$  exceeds 3V,  $V_{\text{FB}}$  drops below 50% of  $V_{\text{REF}}$ , and  $V_{\text{OUT}}$  drops below 3V. The MPM4730 then enters hiccup mode or latch-off mode according to the I<sup>2</sup>C setting.
- 2.  $V_{OUT}$  is set below or equal to 3V, and  $V_{OUT}$  drops below the under-voltage (UV) threshold (typically 50% below  $V_{REF}$ ). The MPM4730 then enters hiccup mode or latch-off mode according to the  $I^2C$  setting.

In hiccup mode, the MPM4730 stops switching and recovers automatically with a 12.5% duty



cycle. In latch-off mode, the MPM4730 stops switching until the IC restarts (power cycling on VIN or EN, or EN bit toggling).

### Over-Voltage Protection (OVP)

The MPM4730 monitors a resistor-divided V<sub>FB</sub> to detect output over-voltage (OV) conditions. When the feedback voltage exceeds 160% of the target voltage, the over-voltage protection (OVP) comparator output goes high. The OUT-toground discharge resistor turns on.

The OUT pin has an absolute OVP function. Once Vour exceeds the absolute OVP threshold (23V), the MPM4730 stops switching and turns on the OUT-to-ground discharge resistor.

### Start-Up and Shutdown

If both VIN and EN exceed their respective thresholds, the chip is enabled. The reference block starts first, generating a stable reference voltage and current, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

Three events can shut down the chip: EN going low, V<sub>IN</sub> going low, and thermal shutdown. During shutdown, the signaling path is blocked to avoid fault triggers. Then V<sub>COMP</sub> and the internal supply rail are pulled down. The floating driver is not subject to this shutdown command.

### **Output Discharge**

The MPM4730 has an output discharge function that provides a resistive discharge path for the external output capacitor. The function is active when the part is disabled (input voltage is under UVLO or enable off), the discharge path is turned off when  $V_{OUT}$  < 50mV or waits for the 50ms maximum timer to pass. This function can also be disabled via the I2C.

### Thermal Warning (TSW) and Thermal Shutdown (TSD)

Thermal warning and thermal shutdown prevent the part from operating at exceedingly high temperatures. When the silicon die temperature exceeds 120°C, the MPM4730 sets the OTW bit (STATUS (09h), bit [D5]) to 1. When the temperature falls below its lower threshold (typically 100°C), the OTW bit is set to 0.

When the silicon die temperature exceeds 150°C, the entire chip shuts down. When the temperature falls below its lower threshold (typically 130°C), the chip is enabled. This is a non-latch protection.



### I<sup>2</sup>C INTERFACE

### I<sup>2</sup>C Serial Interface Description

The I<sup>2</sup>C is a two-wire, bidirectional, serial interface consisting of a data line (SDA) and a clock line (SCL). The lines are pulled to a bus voltage externally when they are idle. When connecting to the line, a master device generates the SCL signal and device address, and arranges the communication sequence.

The MPM4730 interface is an I<sup>2</sup>C slave that supports fast mode (400kHz) and high-speed mode (3.4MHz). The I<sup>2</sup>C interface adds flexibility to the power supply solution. The output voltage, transition slew rate, and other parameters can be controlled instantaneously via the I<sup>2</sup>C interface.

When the master sends the address as an 8-bit value, the 7-bit address should be followed by a 0 to indicate a write operation, or 1 to indicate a read operation.

### **Start and Stop Commands**

The start and stop commands are signaled by the master device, which signifies the beginning and end of an I<sup>2</sup>C transfer. The start (S) command is defined as the SDA signal transitioning from high to low while the SCL is high.

The stop (P) command is defined as the SDA signal transitioning from low to high while the SCL is high (see Figure 10). The master then generates the SCL clocks and transmits the device address and the read/write (R/W) direction bit on the SDA line.

### **Transfer Data**

Data is transferred in 8-bit bytes by an SDA line. Each byte of data should be followed by an acknowledge (ACK) bit.

### I<sup>2</sup>C Update Sequence

The MPM4730 requires a start command, a valid I<sup>2</sup>C address, a register address byte, and a data byte for a single data update. The MPM4730 acknowledges that it has received each byte by pulling the SDA line low during the high period of a single clock pulse. A valid I<sup>2</sup>C address selects the MPM4730. The MPM4730 performs an update on the falling edge of the least significant bit (LSB) byte. Figure 11 on page 20, and Figure 12, Figure 13 on page 21 show examples of I<sup>2</sup>C write and read sequences.

### I<sup>2</sup>C Start-Up Timing

 $I^2C$  functionality is enabled once EN is active and  $V_{IN}$  exceeds its UVLO threshold. The  $I^2C$  works during OCP, OVP, and thermal shutdown.




Figure 10: Start and Stop Commands




Figure 11: I<sup>2</sup>C Write Example (Write Single Register)






Figure 13: I<sup>2</sup>C Read Example (Read Single Register)



### I<sup>2</sup>C REGISTER MAP

| Add<br>(Hex) | Name      | R/W | D7  | D6                                | D5           | D4               | D3                       | D2               | D1                                 | D0                        |
|--------------|-----------|-----|---|-----------------------------------|--------------|------------------|--------------------------|------------------|------------------------------------|---------------------------|
| 00           | VREF_L    | R/W |   | RI                                | ESERVED      |                  |                          | VREF D           | ATA BIT LOW                        | [2:0] (9)                 |
| 01           | VREF_H    | R/W |   |                                   | VREF         | DATA BIT HIG     | SH [10:3] <sup>(9)</sup> |                  |                                    |                           |
| 02           | VREF_GO   | R/W |   |                                   | RESER\       | /ED              |                          |                  | PG_<br>DELAY_<br>EN <sup>(9)</sup> | GO_<br>BIT                |
| 03           | IOUT_LIM  | R/W | RESERVED  |                                   |              | RE               | SERVED                   |                  |                                    |                           |
| 04           | CTL1      | R/W | EN (9)  | EN (9) HICCUP DISCHG MODE (9) FRE |              |                  |                          | Q <sup>(9)</sup> | RESER                              | RVED                      |
| 05           | CTL2      | R/W | RESE  | ERVED                             | S            | S (9)            |                          | RESE             | RVED                               |                           |
| 06           | RESERVED  | R   |   |                                   | RESERVED     | ), all "0"       |                          |                  | RESER                              | RVED                      |
| 07           | RESERVED  | R   |   |                                   |              | RESERVE          | D                        |                  |                                    |                           |
| 08           | RESERVED  | R   |   |                                   |              | RESERVE          | D                        |                  |                                    |                           |
| 09           | STATUS    | R   | PG  | OTP                               | OTW          | CC_CV            |                          | RESEI            | RVED                               |                           |
| 0A           | INTERRUPT | W1C | OTEMPP_<br>ENTER  | OT<br>WARNING_<br>ENTER           | OC_<br>ENTER | OC_<br>RECOVER   | UVP_<br>FALLING          | OTEMPP<br>_EXIT  | OT<br>WARNING<br>_EXIT             | PG_<br>RISING             |
| 0B           | MASK      | R/W |   | DESERVED OTDMSK OC_ U             |              |                  |                          |                  | UVP_<br>MSK <sup>(9)</sup>         | PG_<br>MSK <sup>(9)</sup> |
| 0C           | ID1       | R   | OTP configuration code. "0x00" means the default MPM4730. |                                   |              |                  |                          |                  |                                    |                           |
| 27           | MFR_ID    | R   |   | Manufacturer ID: b '0000 1001'    |              |                  |                          |                  |                                    |                           |
| 28           | DEV_ID    | R   |   |                                   | De           | evice ID: b '010 | 1 1000'                  |                  |                                    |                           |
| 29           | IC_REV    | R   |   |                                   | IC           | revision: b '000 | 00 0001'                 | <u>-</u>         | <del></del>                        |                           |

### Note:

<sup>9)</sup> These items have one-time programmable (OTP) non-volatile memory (NVM). The OTP is reloaded to the  $I^2C$  register when  $V_{IN}$  exceeds the under-voltage lockout (UVLO) threshold, or during EN shutdown.



### REGISTER DESCRIPTION

### I<sup>2</sup>C Bus Slave Address

The MPM4730 I<sup>2</sup>C slave address is fixed to 60h.

### VREF\_H (00h) and VRE\_L (01h) (Output Reference Voltage Setting)

The VREF\_L and VREF\_H registers set the reference voltage (VREF) and follow the 11-bit direct format.

| Name                         | VREF |    |                                |    |               |     |     |          |           |               |      |     |     |     |     |     |
|------------------------------|------|----|--------------------------------|----|---------------|-----|-----|----------|-----------|---------------|------|-----|-----|-----|-----|-----|
| Format                       |      |    |                                |    |               |     | Dir | ect, uns | igned b   | inary int     | eger |     |     |     |     |     |
| Register<br>Name             | N/A  |    |                                |    | VREF_H D[7:0] |     |     |          |           | VREF_L D[2:0] |      |     |     |     |     |     |
| Bit                          | 15   | 14 | 13                             | 12 | 11            | 10  | 9   | 8        | 7         | 6             | 5    | 4   | 3   | 2   | 1   | 0   |
| Access                       |      |    | N/A                            |    |               | R/W | R/W | R/W      | R/W       | R/W           | R/W  | R/W | R/W | R/W | R/W | R/W |
| Function                     |      |    | N/A Data Bit High Data Bit Low |    |               |     |     | ow       |           |               |      |     |     |     |     |     |
| Default<br>Value<br>(1000mV) | N/A  |    |                                |    |               |     |     | 125      | 60 Intege | er            |      |     |     |     |     |     |

V<sub>REF</sub> can be calculated with Equation (1):

$$V_{REF}(mV) = V \times 0.8 \tag{1}$$

Where V is an 11-bit unsigned binary integer from VREF[10:0] that ranges between 0 and 2047. The  $V_{REF}$  resolution is 0.8mV/LSB. The  $V_{REF}$  changing slew rate is fixed at 1mV/ $\mu$ s. See the GO\_BIT section below to change the reference voltage.

### VREF\_GO (02h)

Format: Unsigned binary

The VREF\_GO command sets the control instruction of V<sub>REF</sub> beings to change and PG\_DELAY\_EN

| Bits    | Access           | Bit Name    | Default | Description   |
|---------|------------------|-------------|---------|---|
| D [7:2] | N/A              | RESERVED    | N/A     | Reserved.   |
|         |                  |             |         | Enables PG delay.   |
| D [1]   | R/W              | PG_DELAY_EN | 1b'0    | 1: Enables. PG experiences a 100µs rising delay<br>0: Disabled. There is no PG delay  |
|         |                  |             |         | Controls whether the output reference changes.  |
|         | D [0] R/W GO_BIT |             |         | The MPM4730 can be controlled when $V_{REF}$ begins to change. Set GO_BIT to 1 to start the output reference change based on the VREF register. When the $V_{REF}$ change is complete (internal $V_{REF}$ reaches its target value), GO_BIT auto-resets to 0. This prevents a false operation of $V_{REF}$ scaling. |
| D [0]   |                  | R/W GO_BIT  | 1b'0    | Write to the reference voltage (0x00 and 0x01 registers) first, and then set GO_BIT = 1. $V_{REF}$ changes based on the new register setting. GO_BIT resets to 0 when $V_{REF}$ reaches a new value. The host can read GO_BIT to determine whether $V_{REF}$ scaling has completed.                                 |
|         |                  |             |         | The VOUT-to-ground discharge function is enabled when GO_BIT = 1. This can ramp $V_{\text{OUT}}$ from high to low under light-load conditions.  |
|         |                  |             |         | Enabled. V <sub>REF</sub> begins to change based on the VREF register setting. After V <sub>REF</sub> scaling finishes, GO_BIT is automatically reset to 0.     Disabled. V <sub>REF</sub> does not change  |



### CTL1 (04h)

Format: Unsigned binary

The CTL1 command sets the EN function, the over-current protection (OCP) and over-voltage protection (OVP) modes, the output discharge function, the pulse-frequency modulation (PFM)/pulse-width modulation (PWM) mode, and the switching frequency.

| Bits        | Access    | Bit Name       | Default  | Description  |
|-------------|-----------|----------------|--|--|
| D [7]       | D [7] R/W | EN             | 1b'1   | Turns the part on and off. When the external EN pin is low, the converter is off, and the I <sup>2</sup> C shuts down. When EN is high, the EN bit takes over. |
|             |           |                |  | 1: Enable the part 0: Disable the part   |
|             |           |                |  | Selects the mode for OCP and OV).  |
| D [6]       | R/W       | HICCUP_OCP_OVP | 1b'1   | 1: Hiccup mode 0: Latch-off mode   |
|             |           | DISCHG_EN      |  | Enables the output discharge function.   |
| D [5]       | R/W       |                | 1b'1   | Output discharge occurs during EN or VIN shutdown     No output discharge occurs during shutdown   |
| D [4]       | DAM       | MODE           | 41-74  | Enables PFM/PWM mode. The default is PWM mode under lightload conditions.  |
| D [4]       | R/W       | MODE           | 1b'1   | 0: Enables auto-PFM/PWM mode<br>1: Sets forced PWM mode  |
|             |           |                |  | Sets the switching frequency.  |
| D [3:2] R/W | FREQ      | 2b'00          | 00: 500kHz<br>01: 750kHz<br>10: Reserved<br>11: Reserved |  |
| D [1:0]     | N/A       | RESERVED       | N/A  | Reserved.  |

### CTL2 (05h)

Format: Unsigned binary

The CTL2 command sets the soft-start time.

| Bits    | Access | Bit Name | Default | Description  |
|---------|--------|----------|---------|--|
| D [7:6] | N/A    | RESERVED | N/A     | Reserved.  |
| D [5:4] | R/W    | SS       | 2b'10   | Sets the output start-up soft-start timer (from 0% to 100% of $V_{REF}$ ) if the reference voltage is 1V.   00: 1.1ms   01: 2.2ms   10: 3.5ms   11: 4.4ms   The SS slew rate is constant, but SS time changes with different $V_{REF}$ values. For example, the SS time = 3.5ms for a 1V $V_{REF}$ , and the SS time = 5.25ms for a 1.5V $V_{REF}$ . |
| D [3:0] | N/A    | RESERVED | N/A     | Reserved.  |



### STATUS (09h)

Format: Direct

The STATUS command monitors the power good (PG), over-temperature protection (OTP), and overtemperature warning (OTW) statuses. It also enables constant-current (CC) or constant-voltage (CV) mode. These status bits indicate instantaneous values.

| Bits    | Access | Bit Name | Default | Description                               |
|---------|--------|----------|---------|---|
|         |        |          |         | Indicates the output PG status.           |
| D [7]   | R      | PG       | N/A     | 0: Output power is not good               |
|         |        |          |         | 1: Output power is good                   |
|         |        |          |         | Indicates whether OTP has occurred.       |
| D [6]   | R      | OTP      | N/A     | 0: OTP has not occurred                   |
|         |        |          |         | 1: OTP has occurred                       |
|         |        |          |         | Indicates whether OTW has occurred.       |
| D [5]   | R      | OTW      | N/A     | 0: OTW has not occurred                   |
|         |        |          |         | 1: OTW has occurred                       |
|         |        |          |         | Enables CC output mode or CV output mode. |
| D [4]   | R      | CC_CV    | N/A     | 0: CV mode                                |
|         |        |          |         | 1: CC mode                                |
| D [3:0] | N/A    | RESERVED | N/A     | Reserved.                                 |

### **INTERRUPT (0Ah)**

Format: Direct

The INTERRUPT command monitors the statuses of OTEMPP\_ENTER, OTWARNING\_ENTER, OC\_ENTER, OC\_RECOVER, UVP\_FALLING, OTEMPP\_EXIT, OTWARNING\_EXIT, and PG\_RISING.

Each bit in this command is latched once triggered. Write 0xFF to this register to reset the interrupt and the ALT pin's state.

| Bits  | Access | Bit Name            | Description  |
|-------|--------|---------------------|--|
| D [7] | W1C    | OTEMPP_<br>ENTER    | Indicates when the device enters over-temperature protection (OTP). When this bit is high, the IC enters thermal shutdown. This bit is not masked, even if OTPMSK = 1. Setting OTPMSK to 1 only masks the interrupt pin's output (ALT).              |
| D [6] | W1C    | OTWARNING_<br>ENTER | Indicates when the device enters the die temperature early warning condition. When this bit is high, the die temperature exceeds 120°C. This bit is not masked, even if OTWMSK = 1. Setting OTWMSK to 1 only masks the interrupt pin's output (ALT). |
| D [5] | W1C    | OC_ENTER            | Indicates when the device enters over-current (OC) or constant-current (CC) current-limit mode. THE OC_MSK bit can enable or disable the OC_ENTER and OC_RECOVER ALERT outputs.  |
| D [4] | W1C    | OC_RECOVER          | Indicates when the device recovers from constant-current (CC) current-limit mode. If the device recovers from a hiccup, it does not trigger this interrupt signal.   |
| D [3] | W1C    | UVP_FALLING         | Indicates when the reference voltage is within its under-voltage protection (UVP) threshold.   |
| D [2] | W1C    | OTEMPP_EXIT         | Indicates when OTP ends. OTPMSK can mask off the ALT signals of this bit.  |



| D [1] | W1C | OTWARNING_EXIT | Indicates when the device exits the die temperature early warning condition. When the die temperature is below 100°C, this bit is set to 1. This bit is not masked, even if OTWMSK = 1. Setting OTWMSK to 1 only masks the interrupt pin's output (ALT). |
|-------|-----|----------------|--|
| D [0] | W1C | PG_RISING      | Output power good rising edge.   |

### MSK (0Bh)

Format: Unsigned binary

The MSK command masks over-temperature protection (OTP), over-temperature warning (OTW), over-current (OC), under-voltage protection UVP, and power good (PG).

| Bits    | Access | Bit Name | Default | Description   |
|---------|--------|----------|---------|---|
| D [7:5] | N/A    | RESERVED | N/A     | Reserved.   |
| D [4]   | R/W    | OTPMSK   | 1b'0    | Set OTPMSK to 1 to mask ]the over-temperature protection (OTP) alert. Setting OTPMSK to 1 only masks the interrupt pin's output (ALT). This is not the interrupt register, but it is similar for other mask bits. |
| D [3]   | R/W    | OTWMSK   | 1b'0    | Masks the OTW.  |
| D [2]   | R/W    | OC_MSK   | 1b'0    | Masks both over-current (OC) and constant current (CC) entry and recovery.  |
| D [1]   | R/W    | UVP_MSK  | 1b'0    | Masks the output under-voltage protection (UVP) interrupt.  |
| D [0]   | R/W    | PG_MSK   | 1b'0    | Masks the PG indication function on ALT.  1: The ALT pin does not indicate a PG event 0: The ALT indicates a PG rising event  |

Figure 14 shows the ALT pin's behavior during OTP, OTW, and OC recovery.




Figure 14: ALT Behavior during OTP, OTW, and OC Recovery



### APPLICATION INFORMATION

### **Setting the Output Voltage (Vout)**

The external resistor divider sets  $V_{\text{OUT}}$ . R1 can be calculated with Equation (1):

$$R1 = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R2 \tag{1}$$

Figure 11 shows the feedback circuit.




Figure 15: Feedback Network

Table 1 lists the recommended resistors and inductor values for common output voltages. If the  $I^2C$  is not used to set  $V_{OUT}$ , then set  $V_{OUT}$  using the resistors below.

Table 1: Resistor Selection for Common Output Voltages

| V <sub>OUT</sub> (V) | R1 (kΩ) | R2 (kΩ) | R <sub>T</sub> (kΩ) |
|----------------------|---------|---------|---------------------|
| 5                    | 43      | 10.7    | 49.9                |
| 9                    | 40.2    | 4.99    | 49.9                |
| 12                   | 43      | 3.9     | 49.9                |
| 15                   | 42.2    | 3       | 49.9                |
| 20                   | 42.2    | 2.2     | 49.9                |

### Selecting the Input and Output Capacitors

It is recommended to use ceramic capacitors with an electrolytic capacitor at the input to filter the input ripple current and achieve stable operation.

Since the input capacitor ( $C_{IN}$ ) absorbs the input switching current, it requires sufficient capacitance. For most applications, a  $100\mu F$  electrolytic capacitor and a  $22\mu F$  ceramic capacitor are sufficient.

The output capacitor ( $C_{OUT}$ ) stabilizes the DC output voltage. A sufficient capacitor value is recommended to limit the output voltage ripple. The minimum ceramic  $C_{OUT}$  should be  $22\mu F \times 5$ .

The input and output ceramic capacitors must be placed as close the device as possible.



### **PCB Layout Guidelines**

Efficient PCB layout is critical for stable operation. For the best performance, refer to Figure 16 and Figure 17, and follow the quidelines below:

- 1. Place the input MLCC capacitors as close to the VIN and PGND pins as possible.
- 2. Place all signal traces far away from SW.
- 3. Maximize the VIN and PGND copper plane to minimize parasitic impedance.
- 4. Ensure that the high-current paths (PGND, VIN, and VOUT) have short, direct, and wide traces.
- Place as many PGND vias as possible close to PGND to minimize parasitic impedance and thermal resistance.
- 6. Place the external feedback resistors and  $R_T$  next to FB.
- 7. Route the feedback network away from the switching node.




Figure 16: Recommended PCB Layout (Top)




Figure 17: Recommended PCB Layout (Bottom)



### TYPICAL APPLICATION CIRCUIT




Figure 18: Typical Application Circuit (V<sub>OUT</sub> = 15V)



### **DEFAULT OTP CONFIGURATION**

Table 2: 0000 Suffix Code Configuration

| OTP Items                                       | Default     |
|---|-------------|
| Output Voltage                                  | 15V         |
| Reference Voltage                               | 1V          |
| Initial On/Off                                  | On          |
| Mode  | FCCM        |
| Soft-Start Time                                 | 3.5ms       |
| Output Discharge EN                             | Enabled     |
| OCP/OVP Mode                                    | Hiccup mode |
| Switching Frequency                             | 500kHz      |
| PG Delay EN                                     | Disabled    |
| OTP Mask  | Off         |
| OTW Mask  | Off         |
| OC Mask   | Off         |
| UVP Mask  | Off         |
| PG Mask   | Off         |
| Software Initial I <sup>2</sup> C Slave Address | 0x60        |


Table 3: 0000 Suffix Register Value


| Register | Hex Value |
|----------|-----------|
| 0x00     | 02h       |
| 0x01     | 9Ch       |
| 0x02     | 00h       |
| 0x04     | F0h       |
| 0x05     | 20h       |
| 0x09     | 80h       |
| 0x0A     | 01h       |
| 0x0B     | 00h       |
| 0x0C     | 00h       |
| 0x27     | 09h       |
| 0x28     | 58h       |
| 0x29     | 01h       |



### **PACKAGE INFORMATION**

### ECLGA-18 (3mmx3mm)






**TOP VIEW** 



**SIDE VIEW** 




### **NOTE:**

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 3) JEDEC REFERENCE IS MO-303.
- 4) DRAWING IS NOT TO SCALE.



### **CARRIER INFORMATION**



| Part Number           | Package<br>Description        | Quantity/<br>Reel | Quantity/<br>Tube | Quantity/<br>Tray | Reel<br>Diameter | Carrier<br>Tape<br>Width | Carrier<br>Tape<br>Pitch |
|-----------------------|-------------------------------|-------------------|-------------------|-------------------|------------------|--------------------------|--------------------------|
| MPM4730GPQ-Z          | ECLGA<br>(3mmx3mmx<br>1.86mm) | 2500              | N/A               | N/A               | 13in             | 12mm                     | 8mm                      |
| MPM4730GPQ-<br>0000-Z | ECLGA<br>(3mmx3mmx<br>1.86mm) | 2500              | N/A               | N/A               | 13in             | 12mm                     | 8mm                      |



### **REVISION HISTORY**

| Revision # | Revision Date | Description     | Pages Updated |
|------------|---------------|-----------------|---------------|
| 1.0        | 3/11/2024     | Initial Release | -             |

**Notice:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.