



## 36V, 3A, Synchronous Step-Down Module, AEC-Q100 Qualified

#### **DESCRIPTION**

The MPM3551C-AEC1 is an easy-to-use, fully integrated, synchronous step-down power module with a built-in inductor and MOSFET switches. It can achieve up to 3A of continuous output current (I<sub>OUT</sub>), with excellent load and line regulation.

The wide 3.3V to 36V input voltage (V<sub>IN</sub>) range and 42V load dump tolerance accommodate a variety of step-down applications in automotive input environments. A 1µA shutdown mode quiescent current (IQ) allows the device to be used in battery-powered applications.

An open-drain power good (PG) signal indicates whether the output is within 94.5% to 105.5% of its nominal voltage.

Frequency foldback helps prevent inductor current (I<sub>L</sub>) runaway during start-up. Thermal provides reliable. shutdown fault-tolerant operation. A high-duty cycle and low-dropout (LDO) mode are provided for automotive coldcrank conditions.

The MPM3551C is ideal for a wide range of applications with constrained PCB areas. It is available in a QFN-20 (4mmx6mm) package

#### **FEATURES**

- **Designed for Automotive Applications** 
  - Survives 42V Load Dump Tolerance
  - Supports 3.1V Cold-Crank Conditions 0
  - Low-Dropout (LDO) Mode
  - Up to 3A of Continuous Output Current  $(I_{OUT})$
  - Continuous Operation Up to 36V
  - 1µA Shutdown Supply Current (I<sub>SD</sub>)
  - Operating Junction Temperature (T<sub>J</sub>) from -40°C to +150°C (Absolute Maximum)
- High Performance for Improved Thermals
  - Integrated 70mΩ High-Side MOSFET (HS-FET) and 50mΩ Low-Side MOSFET (LS-FET)
  - 65ns Minimum On Time (t<sub>ON MIN</sub>) and 50ns Minimum Off Time (toff MIN)

## FEATURES (continued)

- Optimized for EMC and EMI
  - Frequency Spread Spectrum (FSS) Modulation
  - Symmetric VIN Pinout
  - Integrated 1µH Power Inductor
  - CISPR25 Class 5 Compliant
  - 2.2MHz Fixed Switching Frequency (f<sub>SW</sub>)
  - MeshConnect™ Flip-Chip Package
- **Additional Features** 
  - Power Good (PG) Output
  - Adjustable Output from 0.8V
  - Fixed Output Options (1): 1V, 1.8V, 2.5V, 3V, 3.3V, 3.8V, or 5V
  - Forced Continuous Conduction Mode (FCCM)
  - Over-Current Protection (OCP) in Hiccup Mode
  - Available in a QFN-20 (4mmx6mm) Package with Wettable Flanks
  - Available in AEC-Q100 Grade 1
- Functional Safety System Design Capability
  - Documents Available for MPSafe™ QM System Design



#### **APPLICATIONS**

- Automotive Infotainment
- Automotive Clusters
- Advanced-Driver Assistance Systems (ADAS)
- Industrial Power Systems

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

See the Ordering Information section on page 3 for details regarding the fixed-output versions. Additional output voltages may be available. Contact MPS for details.

 $V_{OUT} = 5V$ 


**Efficiency vs. Load Current** 

2


VIN=8V




## **TYPICAL APPLICATION**



**Figure 1: Typical Application (Adjustable Output)** 



100



**Figure 2: Typical Application (Fixed Output)** 



#### ORDERING INFORMATION

Part Number (2)*	Package	Top Marking	MSL Rating**
MPM3551CGQWE-AEC1***	QFN-20 (4mmx6mm)	See Below	3

\* For Tape & Reel, add suffix -Z (e.g. MPM3551CGQWE-AEC1-Z).

\*\*Moisture Sensitivity Level Rating

\*\*\*Wettable flank

#### Note:

Additional output voltages may be available. Contact MPS for details.


#### **TOP MARKING**

**MPSYWW** M3551C LLLLLL ME

MPS: MPS prefix Y: Year code WW: Week code M3551C: Part number LLLLL: Lot number

M: Module E: Wettable flank

#### PACKAGE REFERENCE





## **PIN FUNCTIONS**

Pin #	Name	Description
1	PG	<b>Power good indicator.</b> The PG pin is an open-drain output. If used, connect PG to a power source via a pull-up resistor. If the output voltage (V <sub>OUT</sub> ) is within 94.5% to 105.5% of the nominal voltage, then PG is pulled high. If V <sub>OUT</sub> exceeds 107% or below 93% of the nominal voltage, then PG goes low. Float this pin if not used.
2	EN	<b>Enable.</b> Pull the EN pin above the specified threshold (about 1.02V) to turn the chip on; pull EN below the specified threshold (about 0.85V) to turn it off. EN does not require an internal pull-up resistor or pull-down resistor. Do not float EN.
3, 14	VIN	<b>Input supply.</b> The VIN pins supply power to all the internal control circuitry and the power MOSFET connected to SW. The two VIN pins are connected internally. Connect a decoupling capacitor between VIN and ground to minimize switching spikes. Place the capacitor close to each VIN pin.
4, 13, 16	NC	<b>Not connected.</b> These pins do not have an internal connection and can either be floated or used for routing other signals.
5, 12	PGND	<b>Power ground.</b> Connect the PGND pin with large copper areas to the negative terminals of the input capacitors $(C_{IN})$ .
6, 7, 8, 20	SW	<b>Switch output.</b> The SW pin is the source of high-side MOSFET (HS-FET) and the drain of low-side MOSFET (LS-FET). Connect SW to the power inductor internally.
9, 10, 11	OUT	<b>Power output.</b> Connect the OUT pin to the load. An output capacitor (Cout) is required to reduce the voltage ripple.
15	VBOOT	<b>Bootstrap.</b> The VBOOT pin is the positive power supply for the HS-FET driver connected to SW. Connect a bypass capacitor between the VBOOT and SW pins.
17	VCC	Bias supply. The VCC pin is the output of the internal regulator that supplies power to the internal control circuit and gate drivers. Connect a minimum 1µF decoupling capacitor between VCC and ground. The capacitor should be placed as close to VCC as possible.
18	AGND	<b>Analog ground.</b> The AGND pin is the ground reference for analog signals such as FB. Connect AGND to regular ground.
19	FB	<b>Feedback.</b> For the fixed-output versions, connect the FB pin directly to $V_{\text{OUT}}$ . For the adjustable-output version, connect FB to the middle point of the external feedback divider between the output and AGND to set $V_{\text{OUT}}$ .



ABSOLUTE MAXIMUM RATINGS (3)
VIN, EN42V for automotive load dump (4)
VIN, EN0.3V to +40V
SW0.3V to $V_{IN\_MAX} + 0.3V$
VBOOTV <sub>SW</sub> + 5.5V
FREQ, VCC5.5V
All other pins0.3V to +6V
Continuous power dissipation (T <sub>A</sub> = 25°C) (5)
QFN-20 (4mmx6mm)
Operating junction temperature (T <sub>J</sub> )150°C
Lead temperature260°C
Storage temperature65°C to +150°C
ESD Ratings
Human body model (HBM)Class 2 (6)
Charged-device model (CDM)Class C2b (7)
Recommended Operating Conditions
Supply voltage (V <sub>IN</sub> )3.3V to 36V
Minimum V <sub>IN</sub> for start-up3.9V
Minimum V <sub>IN</sub> after start-up3.1V
Output voltage ( $V_{OUT}$ )0.8V to 0.95 x $V_{IN}$
Operating junction temp (T <sub>J</sub> )
-40°C to +150°C

Thermal Resistance	$oldsymbol{ heta}$ JA	$oldsymbol{ heta}$ JC
QFN-20 (4mmx6mm)		
JESD51-7	46.2	6.1°C/W <sup>(8)</sup>
EVM3551C-QW-00A	34.8	°C/W <sup>(9)</sup>
		$oldsymbol{\psi}_{JT}$
JESD51-7		7.1°C/W <sup>(8)</sup>
EVM3551C-QW-00A		8.9°C/W <sup>(9)</sup>

#### Notes:

- Absolute maximum ratings are rated under room temperature, unless otherwise noted. Exceeding these ratings may damage the device.
- 4) Refer to ISO16750.
- 5) The maximum allowable power dissipation is a function of the maximum junction temperature,  $T_J$  (MAX), the junction-to-ambient thermal resistance,  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J$  (MAX)  $T_A$ ) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation can produce an excessive die temperature, which may cause the device to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- Per AEC-Q100-002.
- 7) Per AEC-Q100-011.
- 8) Measured on a JESD51-7, 4-layer PCB. The values given in this table are only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application. The  $\theta_{\rm JC}$  value shows the thermal resistance from the junction-to-case bottom, and the  $\Psi_{\rm JT}$  value shows the characterization parameter from the junction-to-case top.
- Measured on an MPS MPM3551CGQWE-AEC1 standard EVB: 2oz copper thickness, 4-layer PCB (8.3cmx8.3cm). The Ψ<sub>JT</sub> value shows the characterization parameter from the junction-to-case top.



## **ELECTRICAL CHARACTERISTICS**

 $V_{IN} = 12V$ ,  $V_{EN} = 2V$ ,  $T_J = -40$ °C to +150°C, typical values are at  $T_J = 25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Input Supply			-	•	•	•
V <sub>IN</sub> under-voltage lockout (UVLO) rising threshold	VIN_UVLO_RISING		3.4	3.65	3.9	V
V <sub>IN</sub> UVLO falling threshold	VIN_UVLO_FALLING		2.6	2.9	3.1	V
V <sub>IN</sub> UVLO hysteresis	V <sub>IN_UVLO_HYS</sub>			750		mV
VIN quiescent current (switching) (10)	I <sub>Q_ACTIVE</sub>	Continuous conduction mode (CCM), no load		1200		μΑ
VIN shutdown current	I <sub>SHDN</sub>	$V_{EN} = 0V$		1	10	μA
V <sub>IN</sub> over-voltage protection (OVP) rising threshold	V <sub>IN_OVP_RISING</sub>		35.5	37.5	40	V
V <sub>IN</sub> OVP falling threshold	VIN_OVP_FALLING		34.5	36.5	39	V
V <sub>IN</sub> OVP hysteresis	V <sub>IN_OVP_HYS</sub>			1		V
Frequency, Switches, and	Inductor					
Switching frequency without frequency spread spectrum (FSS)	f <sub>SW</sub>		1980	2200	2420	kHz
FSS span				±10		%
FSS modulation frequency				15		kHz
Minimum on time (10)	t <sub>ON_MIN</sub>			65	80	ns
Minimum off time (10)	toff_min			50	70	ns
Maximum duty cycle	D <sub>MAX</sub>		98	99.5		%
Switch leakage current	Isw_lkg	$V_{EN} = 0V$ , $V_{SW} = V_{BOOT} = 0V$ or $V_{IN}$ $(T_J = 25^{\circ}C)$		0.01	1	μA
Switch leakage current	ISW_LKG	$V_{EN} = 0V$ , $V_{SW} = V_{BOOT} = 0V$ or $V_{IN}$ $(T_J = -40$ °C to $+150$ °C)		0.01	8	μΑ
High-side MOSFET (HS-FET) on resistance	R <sub>DS(ON)_</sub> HS	V <sub>BOOT</sub> - V <sub>SW</sub> = 5V		70	130	mΩ
Low-side MOSFET (LS-FET) on resistance	R <sub>DS(ON)_LS</sub>	Vcc = 5V		50	90	mΩ
Integrated inductance (11)	L		0.8	1	1.2	μH
DC resistance of integrated inductor (11)	RL			30	36	mΩ
Output and Regulation						
FB voltage (adjustable- output version)	$V_{FB}$		0.790	0.8	0.810	V
FB input current	I <sub>FB</sub>	Adjustable-output version		0	100	nA
Output voltage (Vout) discharge current	IDISCHARGE	$V_{EN} = 0V$ , $V_{OUT} = 0.3V$	2	4		mA



## **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{IN} = 12V$ ,  $V_{EN} = 2V$ ,  $T_{J} = -40$ °C to +150°C, typical values are at  $T_{J} = 25$ °C, unless otherwise noted.

Symbol	Condition	Min	Тур	Max	Units
		<u>'</u>			
V <sub>BOOT_RISING</sub>			2.5	2.9	V
VBOOT_FALLING			2.3	2.7	V
VBOOT_HYS			0.2		V
V <sub>EN_RISING</sub>		0.97	1.02	1.07	V
V <sub>EN_FALLING</sub>		0.8	0.85	0.9	V
V <sub>EN_HYS</sub>			170		mV
tss	EN high to SS finishes	3	5	7	ms
Vcc	I <sub>VCC</sub> = 0	4.7	5	5.3	V
	Ivcc = 30mA		1		%
ILIMIT_VCC	V <sub>CC</sub> = 4V	50	70		mA
		<u>.</u>			
\/	Vout rising	93	94.5	96	
VPG_VTH_RISING	V <sub>OUT</sub> falling	104	105.5	107	
M	V <sub>OUT</sub> falling	91.5	93	94.5	%
VPG_VTH_FALLING	V <sub>OUT</sub> rising	105.5	107	108.5	70
V <sub>PG_VTH_HYS</sub>			1.5		
$V_{PG\_LOW}$	I <sub>SINK</sub> = 1mA		0.1	0.3	V
t <sub>PG_R</sub>			70		μs
t <sub>PG_F</sub>			60		μs
ILIMIT_HS	Duty cycle = 30%	4.3	5.8	7.6	Α
I <sub>LIMIT_LS</sub>		3	4.4	5.7	Α
I <sub>LIMIT_REVERSE</sub>			3		Α
T <sub>SD</sub>		160	175	185	°C
T <sub>SD_HYS</sub>			20		°C
	VBOOT_RISING VBOOT_FALLING VBOOT_HYS  VEN_RISING VEN_FALLING VEN_HYS  Itss VCC  ILIMIT_VCC  VPG_VTH_RISING  VPG_VTH_HYS  VPG_LOW IPG_R IPG_F  ILIMIT_HS  ILIMIT_LS  ILIMIT_LS  ILIMIT_LS  ILIMIT_REVERSE TSD	VBOOT_RISING   VBOOT_FALLING   VBOOT_HYS	VBOOT_RISING         VBOOT_FALLING           VBOOT_HYS         0.97           VEN_RISING         0.8           VEN_FALLING         0.8           VEN_HYS         0.8           tss         EN high to SS finishes         3           Vcc         Ivcc = 0         4.7           ILIMIT_VCC         Vcc = 4V         50           VPG_VTH_RISING         Vout rising         93           Vout falling         104           VPG_VTH_FALLING         Vout falling         91.5           VPG_VTH_HYS         Vout rising         105.5           VPG_VTH_HYS         VPG_LOW         ISINK = 1mA           tPG_R         105.5         4.3           ILIMIT_HS         Duty cycle = 30%         4.3           ILIMIT_LS         3           ILIMIT_REVERSE         160	VBOOT_RISING	VBOOT_RISING

#### Notes:


<sup>10)</sup> Guaranteed by design and characterization. Not tested in production.


<sup>11)</sup> Guaranteed by manufacturer. Not tested in production.





#### TYPICAL CHARACTERISTICS


 $V_{IN} = 12V$ , unless otherwise noted.




















## TYPICAL CHARACTERISTICS (continued)


 $V_{IN} = 12V$ , unless otherwise noted.





















#### TYPICAL PERFORMANCE CHARACTERISTICS










































 $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ ,  $f_{SW} = 2.2MHz$ ,  $L = 1\mu H$ ,  $C_{OUT} = 22\mu F$  x 2,  $T_A = 25$ °C, unless otherwise noted. (12)


## CISPR25 Class 5 Peak Conducted Emissions

150kHz to 108MHz




## **CISPR25 Class 5 Average Conducted Emissions**

150kHz to 108MHz




#### CISPR25 Class 5 Peak Radiated Emissions

150kHz to 30MHz




## CISPR25 Class 5 Average Radiated Emissions

150kHz to 30MHz




#### CISPR25 Class 5 Peak Radiated Emissions

Horizontal, 30MHz to 1GHz



# **CISPR25 Class 5 Average Radiated Emissions**

Horizontal, 30MHz to 1GHz






 $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ ,  $f_{SW} = 2.2MHz$ ,  $L = 1\mu H$ ,  $C_{OUT} = 22\mu F$  x 2,  $T_A = 25$ °C, unless otherwise noted. (12)


## CISPR25 Class 5 Peak Radiated Emissions

Vertical, 30MHz to 1GHz



## **CISPR25 Class 5 Average Radiated Emissions**


Vertical, 30MHz to 1GHz




#### Note:

12) The EMC test results are based on the application circuit with EMI filters (see Figure 14 on page 31).



























 $V_{IN}$  = 12V,  $V_{OUT}$  = 5V,  $f_{SW}$  = 2.2MHz, L = 1 $\mu$ H,  $C_{OUT}$  = 22 $\mu$ F x 2,  $T_A$  = 25°C, unless otherwise noted.



© 2023 MPS. All Rights Reserved.



## **FUNCTIONAL BLOCK DIAGRAMS**




Figure 3: Functional Block Diagram (Adjustable-Output Version)




Figure 4: Functional Block Diagram (Fixed-Output Version)



#### **OPERATION**

The MPM3551C is a synchronous, step-down power module with an integrated 1µH power inductor and high-side and low-side power MOSFETs (HS-FET and LS-FET, respectively). It provides up to 3A of highly efficient output current (I<sub>OUT</sub>) with peak current mode control.

The MPM3551C features a wide input voltage (V<sub>IN</sub>) range, fixed 2.2MHz switching frequency (f<sub>SW</sub>), internal soft start (SS), and precise current limiting. Its very low operating quiescent current (Io) and small solution area makes the MPM3551C well-suited for battery-powered applications and high-density boards.

#### **Peak Current Mode Control**

The MPM3551C operates with fixed-frequency, peak current mode control to regulate the output voltage (V<sub>OUT</sub>). A pulse-width modulation (PWM) cycle is initiated by the internal clock. At the clock's rising edge, the HS-FET turns on and remains on until the control signal reaches the value set by internal COMP voltage (V<sub>COMP</sub>).

When the HS-FET is off, the LS-FET turns on immediately and remains on until the next cycle starts or until the inductor current (IL) drops zero-current detection the threshold. The LS-FET remains off for at least the minimum off time (t<sub>MIN OFF</sub>) before the next cycle starts.

If the current in the HS-FET cannot reach the value set by V<sub>COMP</sub> within one PWM period, then the HS-FET remains on and skips a turn-off operation. The HS-FET is forced on until it reaches the value set by V<sub>COMP</sub>, or once its 7µs maximum on time (ton MAX) is reached. This mode extends the duty cycle, which achieves low dropout when  $V_{IN} \approx V_{OUT}$ .

#### **Light-Load Operation**

Under light-load conditions, the MPM3551C can operate in forced continuous conduction mode (FCCM). In FCCM, the device works with a fixed frequency from no-load to full-load conditions. The advantage of FCCM is the controllable frequency and lower output ripple at light loads.

#### **Error Amplifier (EA)**

The error amplifier (EA) compares the FB pin voltage (V<sub>FB</sub>) with the internal reference voltage (V<sub>RFF</sub>) (typically 0.8V) and outputs a current

proportional to the difference between the two voltages. This current charges the compensation network to form V<sub>COMP</sub>, which controls the power MOSFET's duty cycle.

During normal operation, the minimum  $V_{COMP}$  is clamped to 0.5V, and the maximum V<sub>COMP</sub> is clamped to 2.5V. If the IC shuts down, V<sub>COMP</sub> is internally pulled down to AGND.

#### Frequency Spread Spectrum (FSS)

The MPM3551C employs a 15kHz modulation frequency with a maximum 128-step triangular profile to spread the internal oscillator frequency across a 20% (±10%) window. The steps vary with the set oscillator frequency to ensure that the exact f<sub>SW</sub> steps cycle by cycle (see Figure 5).




Figure 5: Frequency Spread Spectrum

Sidebands are created by modulating f<sub>SW</sub> via the triangle modulation waveform. The emission power of the fundamental f<sub>SW</sub> and its harmonics distributed into smaller pieces. significantly reduces peak EMI noise.

#### Soft Start (SS)

Soft start (SS) prevents V<sub>OUT</sub> from overshooting during start-up, where the soft-start time (tss) is fixed internally.

Once t<sub>SS</sub> starts, the soft-start voltage (V<sub>SS</sub>) rises from 0V to 1.2V with a set slew rate. If V<sub>SS</sub> drops below the 0.8V internal V<sub>REF</sub>, then V<sub>SS</sub> takes over and the EA uses Vss as its reference. If Vss exceeds V<sub>REF</sub>, the EA uses V<sub>REF</sub> as its reference.

During start-up through EN, the first pulse occurs after about 830µs. During this period, the VCC voltage (V<sub>CC</sub>) is regulated, the internal bias is generated, and the compensator network is charged. After another 2.9ms, V<sub>OUT</sub> ramps up and reaches its set value. SS is complete after another 1.5ms. PG is also pulled high after a 70µs delay.



#### **Pre-Biased Start-Up**

If  $V_{FB}$  exceeds  $V_{SS}$  during start-up, this means that the output has a pre-biased voltage. Both the HS-FET and LS-FET remain off until Vss exceeds V<sub>FB</sub>.

#### **Thermal Shutdown**

Thermal shutdown is implemented to prevent the chip from thermal runaway. If the silicon die temperature exceeds its upper threshold (about 175°C), the power MOSFETs shut down. Once the temperature drops below its lower threshold (about 155°C), the thermal shutdown condition is removed, and the chip starts up again.

#### **Peak and Valley Current Limits**

Both the HS-FET and LS-FET have cycle-bycycle current-limit protection. If I<sub>L</sub> reaches the high-side (HS) peak current limit (I<sub>LIMIT HS</sub>) (typically 5.8A) while the HS-FET is on, the HS-FET is forced off immediately to prevent the current from rising further.

When the LS-FET is on, the next clock's rising edge is held until I<sub>L</sub> drops below the low-side (LS) valley current limit (I<sub>LIMIT LS</sub>) (typically 4.4A). Once the HS-FET turns on again, I<sub>L</sub> can drop to a sufficiently low value. This current limit scheme prevents current runaway if an overload or shortcircuit event occurs.

#### **Reverse Current Limit**

The reverse current direction is from V<sub>OUT</sub> to the SW node. The MPM3551C provides a 3A reverse current limit. Once I reaches the current limit, the LS-FET immediately turns off and the HS-FET turns on. The current limit prevents the negative current from dropping too low and damaging the components.

#### **Short-Circuit Protection (SCP)**

If the output is shorted to ground and V<sub>OUT</sub> drops below 70% of its nominal output, the MPM3551C shuts down and begins discharging V<sub>SS</sub>. The device restarts with a full SS when V<sub>SS</sub> is fully discharged. This hiccup process is repeated until the fault is removed.

#### Output Over-Voltage Protection (OVP) and **Discharge**

The MPM3551C stops switching if the Vout exceeds 130% of its nominal regulation value and an internal 75 $\Omega$  discharge path from FB to AGND is activated to discharge V<sub>OUT</sub>. This discharge path only can be activated if the output is fixed. The device resumes switching when V<sub>OUT</sub> drops back to 125% of its nominal value. The discharge path is disabled.

For a fixed output, the V<sub>OUT</sub> discharge path is also activated if an EN shutdown occurs while V<sub>CC</sub> exceeds its under-voltage lockout (UVLO) threshold. If V<sub>CC</sub> drops to its UVLO threshold, this path is deactivated.

#### Start-Up and Shutdown

If both  $V_{IN}$  and the EN voltage ( $V_{EN}$ ) exceed their respective thresholds, the chip starts up. The reference block starts up first to generate a stable V<sub>REF</sub> and reference currents. Then the internal regulator is enabled to provide a stable supply for the remaining circuitries.

When the internal supply rail is up, the internal circuits begin operating. If the VBOOT voltage (V<sub>BOOT</sub>) does not reach its refresh rising threshold (about 2.5V), then the LS-FET turns on to charge VBOOT. The HS-FET remains off during this charging time. When the SS block is enabled, V<sub>OUT</sub> starts to ramp up slowly and smoothly until it reaches its target voltage. Vout should reach its target voltage within 5ms.

Three events shut down the chip: EN going low, V<sub>IN</sub> falling below its UVLO threshold, and thermal shutdown. During shutdown, the signaling path is blocked to avoid any fault triggering. Then V<sub>COMP</sub> is pulled down and the floating driver disables the HS-FET.



## **APPLICATION INFORMATION**




Figure 6: Typical Application Circuit (V<sub>OUT</sub> = 5V, f<sub>SW</sub> = 2.2MHz)

**Table 1: Design Guide Index** 

Pin#	Pin Name	Component	Design Guide Index	
1	PG	R3	Power Good (PG) Indicator (PG, Pin 1)	
2	EN	R1, R2	Enable (EN) and Under-Voltage Lockout (UVLO) (EN, Pin 2)	
3, 14	VIN	C1A, C1B, C1C, C1D	Selecting the Input Capacitors (VIN, Pins 3 and 14)	
4, 13, 16	NC		Not Connected (NC, Pins 4, 13, and 16)	
5, 12	PGND		Power Ground Connection (PGND, Pins 5 and 12)	
6, 7, 8, 20	SW		Internal Power Inductor Connection (SW, Pins 6, 7, 8 and 20)	
9, 10, 11	OUT	C2A, C2B	Selecting the Output Capacitors (OUT, Pins 9, 10, and 11)	
15	VBOOT	R4, C4	Floating Driver and Bootstrap Charging (VBOOT, Pin 15)	
17	VCC	C3	Setting the Internal VCC (VCC, Pin 17)	
18	AGND		Analog Ground Connection (AGND, Pin 18)	
19	FB	R5, R6	Feedback (FB, Pin 19)	



#### Power Good (PG) Indicator (PG, Pin 1)

The power good (PG) resistor (R3, also called R<sub>PG</sub>) is recommended to have a resistance of about  $100k\Omega$ .

The MPM3551C includes an open-drain PG output that indicates whether V<sub>OUT</sub> is within a specific window of its nominal value.

If PG is used, connect it to a logic high power source (e.g. 3.3V) via a pull-up resistor. If V<sub>OUT</sub> is within 94.5% to 105.5% of the nominal voltage, PG goes high; if V<sub>OUT</sub> exceeds 107% or drops below 93% of the nominal voltage, PG goes low. Float PG if it is not used.

#### Enable (EN) and Under-Voltage Lockout (UVLO) (EN, Pin 2)

EN is a digital control pin that turns the module on and off.

#### Enabled by the External Logic High/Low Signal

If  $V_{\text{EN}}$  reaches 0.7V, the bottom gate does not turn on until V<sub>IN</sub> exceeds 2.7V. The bottom gate then provides an accurate V<sub>REF</sub> for the EN threshold. Pull EN above its rising threshold (about 1.02V) to enable the device. Pull EN below 0.85V to shut down the device. There is no internal pull-up or pull-down resistor connected to EN. Do not float EN. If the control signal cannot give an accurate high or low logic, then an external pull-up or pull-down resistor is required.

#### Configurable V<sub>IN</sub> Under-Voltage Lockout (UVLO)

The MPM3551C has an internal, fixed UVLO threshold. The rising threshold is 3.65V, and the falling threshold is about 2.9V. For applications that require a higher UVLO level, place an external resistor divider between VIN and EN to raise the equivalent UVLO threshold (see Figure 7).




Figure 7: Adjustable UVLO via the EN Divider

The UVLO rising threshold (VIN UVLO RISING) can be calculated with Equation (1):

$$V_{IN\_UVLO\_RISING} = (1 + \frac{R1}{R2}) \times V_{EN\_RISING}$$
 (1)

Where  $V_{EN\ RISING}$  is 1.02V.

The UVLO falling threshold (VIN UVLO FALLING) can be calculated with Equation (2):

$$V_{\text{IN\_UVLO\_FALLING}} = (1 + \frac{R1}{R2}) \times V_{\text{EN\_FALLING}}$$
 (2)

Where  $V_{EN\ FALLING}$  is 0.85V.

If EN is not used to turn the device on and off, connect EN to a high-voltage source (e.g. VIN) to turn the device on by default.

#### Selecting the Input Capacitors (VIN, Pins 3 and 14)

The step-down converter has a discontinuous input current (I<sub>IN</sub>) and requires a capacitor to supply AC current to the converter while maintaining the DC VIN. Use low-ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended due to their low ESR and small temperature coefficients.

For most applications, a 4.7µF to 10µF capacitor is sufficient. It is strongly recommended to use an additional, lower-value capacitor (e.g. 0.1µF) with a small package size (0603) to absorb highfrequency switching noise. Place the smaller capacitor as close to VIN and PGND as possible.

Since the input capacitor (C<sub>IN</sub>) absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in CIN (ICIN) can be estimated with Equation (3):

$$I_{CIN} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
 (3)

The worst-case condition occurs at  $V_{IN} = 2 x$ V<sub>OUT</sub>, calculated with Equation (4):

$$I_{CIN} = \frac{I_{LOAD}}{2} \tag{4}$$

For simplification, choose C<sub>IN</sub> with an RMS current rating greater than half of the maximum load current (ILOAD MAX). CIN can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality



ceramic capacitor (e.g.  $0.1\mu F$ ) as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple ( $\Delta V_{IN}$ ) caused by the capacitance can be estimated with Equation (5):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (5)

## Power Ground Connection (PGND, Pins 5 and 12; AGND, Pin 18)

See the PCB Layout Guidelines on page 28 for more details.

## Internal Power Inductor Connection (SW, Pins 6, 7, 8, and 20)

The SW pin is the source of the HS-FET and the drain of the LS-FET. SW is connected to the power inductor internally.

## Selecting the Output Capacitors (OUT, Pins 9, 10, and 11)

The peak inductor current (I<sub>L\_PEAK</sub>) can be calculated with Equation (6):

$$I_{L\_PEAK} = I_{LOAD} + \frac{V_{OUT}}{2 \times f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (6)

Where  $f_{SW}$  is 2.2MHz and L is  $1\mu H$ .

The worst-case condition for the integrated inductor occurs at a saturation rating of 4.5A. Ensure that any transient overload does not make in  $I_{LP}$  exceeding this value, which risks triggering the current limit.

The output voltage ripple ( $\Delta V_{OUT}$ ) can be estimated with Equation (7):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}})$$
 (7)

Where L is the inductance, and R<sub>ESR</sub> is the equivalent series resistance (ESR) of the output capacitor (C<sub>OUT</sub>). C<sub>OUT</sub> maintains the DC V<sub>OUT</sub>. Use ceramic, tantalum, or low-ESR electrolytic capacitors. For the best results, use low-ESR capacitors to keep  $\Delta V_{OUT}$  low.

For ceramic capacitors, the capacitance dominates the impedance at  $f_{SW}$  and causes the majority of  $\Delta V_{OUT}$ . For simplification,  $\Delta V_{OUT}$  can

be calculated with Equation (8):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^2 \times L \times C_{\text{OUT}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})$$
 (8)

For tantalum or electrolytic capacitors, the ESR dominates the impedance at  $f_{SW}$ . For simplification,  $\Delta V_{OUT}$  can be estimated with Equation (9):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times R_{\text{ESR}}$$
 (9)

When selecting  $C_{\text{OUT}}$ , consider the allowable overshoot in  $V_{\text{OUT}}$  if the load is suddenly removed. In this scenario, energy stored in the inductor is transferred to  $C_{\text{OUT}}$ , causing its voltage to rise. To achieve an optimal overshoot relative to the regulated voltage,  $C_{\text{OUT}}$  can be estimated with Equation (10):

$$C_{OUT} = \frac{(I_{OUT})^2 \times L}{(V_{OUT})^2 \times ((V_{OUT} \text{ MAX}/(V_{OUT})^2) - 1)}$$
(10)

Where  $V_{\text{OUT\_MAX}} / V_{\text{OUT}}$  is the allowable maximum overshoot.

After calculating the capacitance that meets both the ripple and overshoot requirements, choose the larger capacitance.

The  $C_{\text{OUT}}$  characteristics also affect the stability of the regulation system. The MPM3551C can be optimized for a wide range of capacitances and ESR values.

## Floating Driver and Bootstrap Charging (VBOOT, Pin 15)

The VBOOT capacitor (C4, also called  $C_{VBOOT}$ ) is recommended to be between 22nF and 100nF.

It is not recommended to place a resistor (R<sub>VBOOT</sub>) in series with C<sub>VBOOT</sub>, unless there is a strict EMI requirement. R<sub>VBOOT</sub> reduces EMI and voltage stress at high input voltages; however, it also generates additional power consumption and reduces efficiency. If necessary, R<sub>VBOOT</sub> should be less than  $4\Omega$ .

The voltage between the VBOOT and SW pins  $(V_{BOOT-SW})$  is regulated to about 5V by the dedicated internal VBOOT regulator. If  $V_{BOOT-SW}$  drops below its regulated value, then a P-channel MOSFET pass transistor connected



between VCC and VBOOT turns on to charge  $C_{VBOOT}$ . The external circuit should provide enough voltage headroom to facilitate charging. When the HS-FET is on,  $V_{BOOT}$  exceeds  $V_{CC}$  so  $C_{VBOOT}$  cannot charge.

At higher duty cycles, the time available for VBOOT charging is shorter, so  $C_{\text{VBOOT}}$  may not charge sufficiently. In this case, the external circuit has insufficient voltage and time to charge  $C_{\text{VBOOT}}$ . External circuitry can be used to ensure that  $V_{\text{BOOT}}$  remains within its normal operating range.

If  $V_{BOOT}$  reaches its UVLO threshold, then the HS-FET turns off, and the LS-FET turns on for  $t_{OFF\ MIN}$  to refresh  $V_{BOOT}$  via the set  $f_{SW}$ .

#### **Setting the Internal VCC (VCC, Pin 17)**

The VCC capacitor (C3, also called  $C_{\text{VCC}}$ ) is recommended to be  $1\mu F$ .

Most of the internal circuitry is powered by the internal 5V VCC regulator. This regulator uses  $V_{\text{IN}}$  as its input and operates across the entire  $V_{\text{IN}}$  range. If  $V_{\text{IN}}$  exceeds 5V, then  $V_{\text{CC}}$  is in full regulation. If  $V_{\text{IN}}$  drops below 5V, the VCC output degrades.

#### Feedback (FB, Pin 19)

For the adjustable-output version, the typical  $V_{FB}$  is 0.8V. The external resistor dividers (R5 and R6) connected to FB set  $V_{OUT}$  (see Figure 8).




Figure 8: Feedback Divider Network for Adjustable-Output Version

R6 can be calculated with Equation (11):

$$R6 = \frac{R5}{\frac{V_{\text{OUT}}}{0.8 \text{V}} - 1} \tag{11}$$

For the fixed-output version, the FB resistor dividers ( $R_{FB1}$  and  $R_{FB2}$ ) are integrated internally (see Figure 9). Connect FB directly to the output to set  $V_{OUT}$ . The following fixed outputs can be selected: 1V, 1.8V, 2.5V, 3V, 3.3V, 3.8V, or 5V.




Figure 9: Feedback Divider Network for Fixed-Output Version

Table 2 shows the relationship between the internal  $R_{\text{FB}}$  and  $V_{\text{OUT}}$ .

Table 2: RFB vs. Vout

V <sub>OUT</sub> (V)	R <sub>FB1</sub> (kΩ)	R <sub>FB2</sub> (kΩ)
1	64	256
1.8	320	256
2.5	544	256
3	704	256
3.3	800	256
3.8	960	256
5	1344	256

### V<sub>IN</sub> Over-Voltage Protection (OVP)

The MPM3551C stops switching when  $V_{IN}$  exceeds its over-voltage protection (OVP) rising threshold ( $V_{IN\_OVP\_RISING}$ ) (typically 37.5V). The device resumes normal regulation and switching once  $V_{IN}$  drops to the OVP falling threshold ( $V_{IN\_OVP\_FALLING}$ ) (typically 36.5V).




#### PCB Layout Guidelines (13)

Efficient PCB layout, especially for input capacitor placement, is critical for stable operation. A 4-layer layout is strongly recommended to achieve improved thermal performance. For the best results, refer to Figure 10 and follow the guidelines below:


- Place symmetric input capacitors as close to VIN and PGND as possible.
- 2. Connect a large ground plane directly to PGND.
- 3. If the bottom layer is a ground plane, add vias near PGND.
- 4. Ensure that the high-current paths at PGND and VIN have short, direct, and wide traces.
- Place the ceramic input capacitor, especially the small package size (0603) bypass input capacitor, as close to VIN and PGND as possible to minimize high-frequency noise.
- Keep the connection between the input capacitor and VIN as short and wide as possible.
- Place the VCC capacitor as close to VCC and AGND as possible.
- 8. Route SW and VBOOT away from sensitive analog areas, such as FB.
- 9. Place the feedback resistors close to the chip to ensure the trace connected to FB is as short as possible.
- 10. Use multiple vias to connect the power planes to the internal layers.

#### Note:


 The recommended PCB layout is based on Figure 6 on page 24.




Top Silk and Top Layer



Mid-Layer 1



Mid-Layer 2



Bottom Layer and Bottom Silk Figure 10: Recommended PCB Layout

9/7/2023

## **TYPICAL APPLICATION CIRCUITS**




Figure 11: Typical Application Circuit (Vout = 3.3V, Internal fsw = 2.2MHz)




Figure 12: Typical Application Circuit (Vout = 5V, Internal fsw = 2.2MHz)



## **TYPICAL APPLICATION CIRCUITS (continued)**




Figure 13: Typical Application Circuit (Vout = 3.3V, Internal fsw = 2.2MHz with EMI Filters)



## **TYPICAL APPLICATION CIRCUITS (continued)**






Figure 14: Typical Application Circuit (Vout = 5V, Internal fsw = 2.2MHz with EMI Filters)



#### **PACKAGE INFORMATION**

## QFN-20 (4mmx6mm) Wettable Flank






#### **TOP VIEW**


1.55 1.65

0.00

SIDE VIEW








#### NOTE:

- 1) THE LEAD SIDE IS WETTABLE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.

0.20 REF



## **CARRIER INFORMATION**



Part Number	Package Description	Quantity/ Reel	Quantity/ Tube	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPM3551CGQWE- AEC1-Z	QFN-20 (4mmx6mm)	5000	N/A	N/A	13in	12mm	8mm





#### **REVISION HISTORY**

Revision #	Revision Date	Description	Pages Updated
1.0	9/7/2023	Initial Release	-

**Notice:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.