

Sauls Wharf House Crittens Road Great Yarmouth Norfolk NR31 0AG Telephone +44 (0)1493 602602 Email:sales@midasdisplays.com Email:tech@midasdisplays.com www.midasdisplays.com

MCOT160128BY-RGBM 160		x 128	OLED Module			
Specification						
Version: 1			Date: 10/12/2012			
		Re	evision			
1	07/12/2012	First	ssue			

Display F	eatures		
Resolution	160 x 128		
Appearance	RGB on Black		
Logic Voltage	2.8V		COHS
Interface	Multi	CO	ompliant
Module Size	39.90 x 34.00 x 1.60mm		
Operating Temperature	-40°C ~ +80°C	Box Quantity Weight / Dis	
Construction	СОТ		

* - For full design functionality, please use this specification in conjunction with the MDS535 specification. (Provided Separately)

Display Accessories						
Part Number	Description	AC				

Optional Variants					
Appearance	Voltage				

1. Basic Specifications

Display Specifications

1) Display Mode: Passive Matrix

2) Display Color: 262,144 Colors (Maximum)

3) Drive Duty: 1/128 Duty


Mechanical Specifications

1) Outline Drawing: According to the annexed outline drawing


2) Number of Pixels: $160 \text{ (RGB)} \times 128$

3) Panel Size: 39.90 × 34.00 × 1.60 (mm)
 4) Active Area: 33.575 × 26.864 (mm)
 5) Pixel Pitch: 0.07 × 0.21 (mm)
 6) Pixel Size: 0.045 × 0.194 (mm)

7) Weight: 4.55 (g)



Mechanical Drawing




Pin Definition

Pin Number	Symbol	Type	Function			
Power Supply	,					
31	VDD.	P	Power Supply for Logic Circuit This is a voltage supply pin. It must be connected to external source.			
8	VDDIO	P	Power Supply for Interface Logic Level This is a voltage supply pin. It should be match with MCU interface voltage level. It must always be equal or lower than VDD.			
30	VSS	P	Ground of Logic Circuit A reference for the logic pins. It must be connected to external ground.			
3, 33	VDDH	P	Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It must be connected to external source.			
2, 34 4, 32	VSDH VSSH	P	Ground of OEL Panel These are the ground pins for analog circuits. It must be connected to external ground. VSDH: Segment (Data Driver) VSSH: Common (Scan Driver)			
Driver						
5	IREF	I/O	Current Reference for Brightness Adjustment This pin is segment (data) current reference pin. A 68kG resistor should be connected between this pin and VSS.			
7 -6 RGB Interface	OSCA1 OSCA2	I O	Fine Adjustment for Oscillation The frequency is controlled by external 5.1kΩ resistor between OSCA1 and OSCA2. The oscillator signal is used for system clock generation. When the external clock mode is selected, OSCA1 is used external clock input.			
9	VSYNCO	О	Vertical Synchronization Triggering Signal			
10	VSTNCO	I	Vertical Synchronization Input Horizontal			
11	HSYNC	I	Synchronization Input			
12	DOTCLK	I	Dot Clock Input			
13	ENABLE	I	Video Enable Input			
MCU Interfac		<u> </u>				
14	CPU	I	Select the CPU Type Low: 80XX-Series MCU High: 68XX-Series MCU.			
15	PS	I	Select Parallel/Serial Interface Type Low: Serial Interface High: Parallel Interface			
29	RESETB	Ι	Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed.			

Pin Definition (Continued)

Pin Number	Symbol	Type	Function
MCU Interfac	ce (Continued)		
26	CSB	I	Chip Select Low: MDS535 is selected and can be accessed. High: MDS535 is not selected and cannot be accessed.
25	RS	I	Data/Command Control Low: Command High: Parameter/Data
27	RDB	I	Read or Read/Write Enable 68XX Parallel Interface: Bus Enabled Strobe (Active High) 80XX Parallel Interface: Read Strobe Signal (Active Low) While using SPI, it must be connected to VDD or VSS.
28	WRB	Ι	Write or Read/Write Select 68XX Parallel Interface: Read (Low)/Write (High) Select 80XX Parallel Interface: Write Strobe Signal (Active Low) While using SPI, it must be connected to VDD or VSS.
16~24	D17~D9	I/O	These pins are 9-bit bi-directional data bus to be connected to the microprocessor's data bus. PS Description D[17]/SCL: Synchronous Clock Input D[16]/SDI: Serial Data Input D[15]/SDO: Serial Data Output 1 9-bit Bus: D[17:9] 8-bit Bus: D[17:10] While using SPI, the unused pins must be connected to VSS.
Reserve		0.00	
1, 35	N.C. (GND)	-	Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground.

Block Diagram



MCU Interface Selection: CPU, PS

Pins connected to MCU interface: D17~D9, RS, CSB, RDB, WRB, and RESETB Pins connected to RGB interface: D17~D12, VSYNC, HSYNC, DOTCLK, and

ENABLE

C1, C3, C5: 0.1µF C2: 4.7µF

C4, C6: 4.7µF / 25V Tantalum Capacitor

R1: 68kΩ R2: 5.1kΩ

Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	$V_{ m DD}$	-0.3	4	V	1, 2
Supply Voltage for I/O Pins	$ m V_{DDIO}$	-0.3	4	V	1, 2
Supply Voltage for Display	$ m V_{DDH}$	-0.3	16	V	1, 2
Operating Temperature	T_{OP}	-40	70	°C	_
Storage Temperature	T_{STG}	-40	80	°C	_

Life Time 50cd/m², 30,000 hours (TYP) Note3.

Note 1: All the above voltages are on the basis of "VSS = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

Note 3: $V_{CC} = 14V$, $T_a = 25^{\circ}C$, 50% Checkerboard. Software configuration follows Section 4.4 Initialization. End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

DESIGN • MANUFACTURE • SUPPLY

Optics & Electrical Characteristics

Optics Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Brightness (White)	L_{br}	Note 4	60	75	-	cd/m ²
C.I.E. (White)	(x)	C.I.E. 1931	0.26	0.30	0.34	
C.I.E. (WIIIC)	(y)	C.I.E. 1931	0.29	0.33	0.37	
C.I.E. (Red)	(x)	C.I.E. 1931	0.60	0.64	0.68	
C.I.E. (Red)	(y)	C.I.E. 1931	0.30	0.34	0.38	
CIE (Graan)	(x)	C.I.E. 1931	0.27	0.31	0.35	
C.I.E. (Green)	(y)	C.I.E. 1931	0.58	0.62	0.66	
C.I.E. (Blue)	(x)	C.I.E. 1931	0.10	0.14	0.18	
C.I.E. (Blue)	(y)	C.I.E. 1931	0.12	0.16	0.20	
Dark Room Contrast	CR		-	>2000:1 -	-	
View Angle			>160		_	degree

^{*} Optical measurement taken at $V_{DD} = 2.8V$, $V_{DDH} = 14V$. Software configuration follows Section 4.4 Initialization.

DC Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage for Logic	$V_{ m DD}$	LAY	2.6	2.8	3.3	V
Supply Voltage for I/O Pins	V_{DDIO}		1.6	2.8	3.3	V
Supply Voltage for Display	$ m V_{DDH}$	Note 4	13.5	14	14.5	V
High Level Input	$ m V_{IH}$		$0.8 \times V_{DD}$	_	V_{DD}	V
Low Level Input		ACTURE	05	UPF	0.4	V
High Level Output	V_{OH1}	$I_{OH} = -0.4 \text{mA}$	V_{DD} -0.4			V
High Level Output	V_{OH2}	$I_{OH} = -0.4 \text{mA}$	V DD-0.4	-		v
Low Lovel Output Operating	V_{OL1}	$I_{OL} = -0.1 \text{mA}$			0.4	V
Low Level Output Operating	V_{OL2}	$I_{OL} = -0.1 \text{mA}$	i -		0.4	V
Current for V _{DD} Operating	I_{DD}		-	2.5	3.5	mA
Current for V _{DDH}	Ţ	Note 5	-	14.9	18.6	mA
Current for A DDH	$I_{ m DDH}$	Note 6	-	26.2	32.8	mA

Note 4: Brightness (L_{br}) and Supply Voltage for Display (V_{DDH}) are subject to the change of the panel characteristics and the customer's request.

Note 5: $V_{DD} = 2.8V$, $V_{DDH} = 14V$, 50% Display Area Turn on.

Note 6: $V_{DD} = 2.8V$, $V_{DDH} = 14V$, 100% Display Area Turn on.

^{*} Software configuration follows Section 4.4 Initialization.


AC Characteristics

68XX-Series MPU Parallel Interface Timing Characteristics:

(V_{DD}	= 2	8V	T. :	= 25°	C)
١,	עע י	۷.	ω,	- a	23	\smile ,

Symbol	Description		Min	Max	Unit	Port
+	Address Setup Timing	(Read)	10	-	ns	
$t_{ m AH6}$	Address Setup Timing	(Write)	5	-	ns	CSB
4	Address Hold Timing	(Read)	10	-	ns	RS
$t_{ m AS6}$	Address Hold Timing	(Write)	5	-	ns	
$t_{\rm CYC6}$	System Cycle Timing Read	System Cycle Timing Read			ns	
$t_{\rm ELR6}$	"L" Pulse Width Read "H"		90	-	ns	
t _{EHR6}	Pulse Width System Cycle		90	-	ns	E
$t_{\rm CYC6}$	Timing Write "L" Pulse	Timing Write "L" Pulse			ns	E
$t_{\rm ELW6}$	Width Write "H" Pulse Width		45	-	ns	
$t_{ m EHW6}$	Read Data Output Delay Time		45	_	ns	
t _{RDD6}	Data Hold Timing Data Setup	* CL = 15E	0	70	ns	
t _{RDH6}	Timing Data Hold Timing	* CL = 13pF	0	70	ns	D[17.0]
$t_{\rm DS6}$			40	-	ns	D[17:9]
t _{DH6}			10	-	ns	

^{*} All the timing reference is 10% and 90% of V_{DD} .





80XX-Series MPU Parallel Interface Timing Characteristics:

 $(V_{DD} = 2.8V, T_a = 25^{\circ}C)$

Symbol	Description	Min	Max	Unit	Port
t_{AS8}	Address Setup Timing Address	5	-	ns	CSB
t_{AH8}	Hold Timing System Cycle	5	-	ns	RS
$t_{\rm CYC8}$	Timing Read "L" Pulse Width	200	-	ns	
t_{RDLR8}	Read "H" Pulse Width System	90	-	ns	RDB
$t_{ m RDHR8}$	Cycle Timing Write "L" Pulse	90	-	ns	
$t_{\rm CYC8}$	Width Write "H" Pulse Width	100	-	ns	
t_{WRLW8}	Read Data Output Delay Time Data	45	-	ns	WRB
t_{WRHW8}	Hold Timing Data Setup	45	-	ns	
$t_{ m RDD8}$	Timing Data Hold Timing * CL = 15pF	_	60	ns	
$t_{ m RDH8}$	CL – 13pr	0	60	ns	D[17:0]
$t_{ m DS8}$		30	-	ns	D[17:9]
$t_{ m DH8}$		10	_	ns	

^{*} All the timing reference is 10% and 90% of V_{DD} .






(Write Timing)

 $(V_{DD} = 2.8V, T_a = 25^{\circ}C)$

Symbol	Item	Min	Max	Unit	Port
t_{CYCS}	Serial Clock Cycle SCL	60	-	ns	
$t_{ m SHW}$	"L" Pulse Width SCL "H"	25	-	ns	SCL
$t_{ m SLW}$	Pulse Width Data Setup	25	-	ns	
$t_{ m DSS}$	Timing Data Hold Timing	25	-	ns	SDI
$t_{ m DHS}$	CSB-SCL Timing CSB-	25	-	ns	SDI
$t_{\rm CSS}$	Hold Timing RS-SCL	25	-	ns	CSB
t_{CSH}		25	-	ns	CSB
t_{RSS}	Timing RS-Hold Timing	25	-	ns	RS
$t_{ m RSH}$		25	-	ns	KS

* All the timing reference is 10% and 90% of $V_{\rm DD}$.




RGB Interface Timing Characteristics:

 $(V_{DD} = 2.8V, T_a = 25^{\circ}C)$

Symbol	Item	Min	Max	Unit	Port
t _{DCYC} ——	Dot Clock Cycle Dot "L"	_100	_	ns	
t _{DLW}	Pulse Width Dot "H"	50	-	ns	DOTCLK
$t_{ m DHW}$	Pulse Width Data Setup	∪ ₅₀ ∈	91	ns	PLY
$t_{ m DS}$	Timing Data Hold Timing	5	-	ns	D[17:12]
$t_{ m DH}$	Vsync Pulse Width Hsync	5	_	ns	<i>D</i> [17.12]
$t_{ m VLW}$, and the second	1	-	DOTCLK	VSYNC
$t_{ m HLW}$	Pulse Width	1	-	DOTCLK	HSYNC

All the timing reference is 10% and 90% of V_{DD} .



DTST: Setup Time for Data Transmission
* VSYNC, HSYNC, ENABLE, and D[17:12] should be transmitted by 3 clocks for one pixel (RGB).



DESIGN • MANUFACTURE • SUPPLY

Functional Specification


Commands

Refer to the Technical Manual for the MDS535

Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.

Power up Sequence:



Reset Circuit


When RESETB input is low, the chip is initialized with the following status:

- 1. Frame Frequency: 90Hz
- 2. Oscillation: Internal Oscillator On
- 3. DDRAM Write Horizontal Address: MX1 = 0x00, MX2 = 0x9F
- 4. DDRAM Write Vertical Address: MY1 = 0x00, MY2 = 0x7F
- 5. Display Data RAM Write: HC = 1, VC = 1, HV = 0
- 6. RGB Data Swap: Off
- 7. Row Scan Shift Direction: G0, G1, ..., G126, G127
- 8. Column Data Shift Direction: S0, S1, ..., S478, S479
- 9. Display On/Off: Off
- 10. Panel Display Size: FX1 = 0x00, FX2 = 0x9F, FY1 = 0x00, FY1 = 0x7F
- 11. Display Data RAM Read Column/Row Address: FAC = 0x00, FAR = 0x00
- 12. Precharge Time (R/G/B): 0 Clock
- 13. Precharge Current (R/G/B): 0µA
- 14. Driving Current (R/G/B): 0µA

Actual Application Example

Command usage and explanation of an actual example

<Initialization>



If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

Reliability

Contents of Reliability Tests

Item	Conditions	Criteria
High Temperature Operation	70°C, 240 hrs	
Low Temperature Operation	-40°C, 240 hrs	
High Temperature Storage	80°C, 240 hrs	The operational
Low Temperature Storage	-40°C, 240 hrs	functions work.
High Temperature/Humidity Operation	60°C, 90% RH, 120 hrs	
Thermal Shock	-40°C ⇔ 85°C, 24 cycles 60 mins dwell	

^{*} The samples used for the above tests do not include polarizer.

Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.



DESIGN • MANUFACTURE • SUPPLY

^{*} No moisture condensation is observed during tests.

Outgoing Quality Control Specifications

Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature: $23 \pm 5^{\circ}\text{C}$ Humidity: $55 \pm 15 \text{ %RH}$ Fluorescent Lamp: 30WDistance between the Panel & Lamp: $\geq 50 \text{ cm}$ Distance between the Panel & Eyes of the Inspector: Finger glove (or finger cover) must be worn by the inspector. Inspection table or jig must be anti-electrostatic.

Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E

Criteria & Acceptable Quality Level

Partition	AQL	Definition	
Major	0.65	Defects in Pattern Check (Display On)	
Minor	1.0	Defects in Cosmetic Check (Display Off)	

Cosmetic Check (Display Off) in Non-Active Area

	Check Item	Classification	Criteria
DE		Minor	X > 6 mm (Along with Edge) Y > 1 mm (Perpendicular to edge)

Cosmetic Check (Display Off) in Non-Active Area (Continued)

Check Item	Classification	Criteria
Panel Crack	Minor	Any crack is not allowable.
Copper Exposed (Even Pin or Film)	Minor	Not Allowable by Naked Eye Inspection
Film or Trace Damage	Minor	This pection 1
Glue or Contamination on Pin (Couldn't Be Removed by Alcohol)	Minor	
Terminal Lead Prober Mark	Acceptable	
Ink Marking on Back Side of panel (Exclude on Film)	Acceptable	Ignore for Any


Cosmetic Check (Display Off) in Active Area

It is recommended to execute in clear room environment (class 10k) if actual in necessary.

Charle Itams	Classification	Critoria		
Check Item	Classification	Criteria		
Any Dirt & Scratch on Polarizer's	Acceptable	Ignore for not Affect the		
Protective Film Scratches, Fiber,	Acceptable	Polarizer		
Line-Shape Defect		$W \le 0.1$	Ignore	
(On Polarizer)	Minor	$W > 0.1, L \le 2 L$	$n \le 1$	
Dirt, Black Spot, Foreign		> 2	n = 0	
Material,		$\Phi \le 0.1$	Ignore	
(On Polarizer)	Minor	$0.1 < \Phi \le 0.25$	$n \le 1$	
		0.25 <Φ	n = 0	
		$\Phi \le 0.5$		
		→ Ignore if no Influe	ence on	
		Display		
		$0.5 < \Phi \text{ n} = 0$		
Dent, Bubbles, White spot				
(Any Transparent Spot on	Minor			
Polarizer)				
	<i></i>			
Fingerprint, Flow Mark (On	Minor	Not Allowable	2	
Polarizer)				

^{*} Protective film should not be tear off when cosmetic check.

$$\Phi = (a+b)/2$$



^{**} Definition of W & L & Φ (Unit: mm):

Pattern Check (Display On) in Active Area

Check Item	Classification	Criteria
No Display	Major	Not allowable
Bright Line	Major	
Missed Line	Major	
Pixel Short	Major	
DESIGN MAN	UFACT! Major	JP O
Wrong Display	Major	
Un-Uniform (Luminance Variation within a Display)	Major	



DESIGN • MANUFACTURE • SUPPLY

8. Precautions When Using These OEL Display Modules


Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalent

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer:

- * Water
- * Ketone
- * Aromatic Solvents
- 6) Hold the OEL display module very carefully when placing the OEL display module onto/into any device. Do not apply excessive stress or pressure to the OEL module. And, do not over bend the film with electrode layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the LSI chips and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing OEL display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OEL display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
 - * Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes

the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).

12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

Storage Precautions

- 1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps, etc. and, also, avoiding high temperature and high humidity environments or low temperature (less than 0°C) environments. We recommend you to store these modules in the packaged state when they were shipped from Midas Displays. At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- 2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

Designing Pecautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: MDS535
 - * Connection (contact) to any other potential than the above may lead to rupture of the IC.

Precautions when disposing of the OEL display modules

1) Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

Other Precautions

- 1) When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur. Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
 - * Pins and electrodes
 - * Pattern layouts such as the COF
- 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
 - * Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
 - * Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
- 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.