

Sauls Wharf House Crittens Road Great Yarmouth Norfolk NR31 0AG

MC144032D6WC-SPT	LY 144 x	32 LCD Module
		Specification
Version:	1	Date: 29/08/2011
		Revision
1	29/08/2011	First Issue

Display F	eatures		
Resolution	144 x 32		
Appearance	Black on Yellow/Green		
Logic Voltage	5V		
Interface	Parallel		OHS
Font Set	English/Chinese Simplified		OHS
Display Mode	Transflective		mphane
LC Type	STN		
Module Size	85.00 x 30.00 x 13.20mm		
Operating Temperature	-20°C ~ +70°C		
Construction	СОВ	Box Quantity	Weight / Display
LED Backlight	Yellow/Green		

* - For full design functionality, please use this specification in conjunction with the ST7920 specification. (Provided Separately)

General Specification


The Features is described as follow:

- Module dimension: 85.0x30.0x13.2(MAX) mm3
- View area: 66.0 x 16.0 mm2
- Active area: 60.44x 13.4 mm2
- Number of Dots: 144x 32
- Dot size: 0.38 x 0.38 mm2
- Dot pitch: 0.42 x 0.42mm2
- LCD type: STN Positive, Yellow Green , Transflective,
- Duty: 1/32
- View direction: 6 o'clock
- Backlight Type: LED, Yellow Green

Interface Pin Function

Pin No.	Symbol	Level	Description
1	VDD	5.0V	Supply voltage for logic
2	vss	0V	Ground
3	Vo		Supply Voltage for LCD
4	RS		H: Data, L: Instruction
5	R/W	H/L	H: Read (MPU←Module) , L: Write (MPU→Module)
6	E	H/L	ENABLE SIGNAL
7	DB0	H/L	Data bus line
8	DB1	H/L	Data bus line
9	DB2	H/L	Data bus line
10	DB3	H/L	Data bus line
11	DB4	H/L	Data bus line
12	DB5	H/L	Data bus line
13	DB6	H/L 🚞	Data bus line
14	DB7	H/L	Data bus line

Outline Dimension & Block Diagram



Function Description

Function Description :

Sys tem interface

ST7920 supports 3 kinds of bus interface to MPU. 8 bits parallel, 4 bits parallel and clock synchronized serial interface. Parallel interface is selected by PSB="I" and serial interface by PSB="0". 8 bit / 4 bit interface is selected by function s et ins truction DL bit.

Two 8 bit registers (data register DR, instruction register IR) are used in ST7920's write and read operation. Data Register (DR) can access DDRAM/CGRAM/GDRAM and IRAM's data through the address pointer implemented byAddress Counter (AC). Instruction Register (IR) stores the instruction by MPU to ST7920.

RS	RW	description
L	L	MPU write instruction to instruction register (IR)
L	Н	MPU read busy flag (BF) and address counter (AC)
Н	L	MPU write data to data register (DR)
Н	Н	MPU read data from data register (DR)
Duoy I		

4 modes of read/write operation specified by RS and RW :

Busy Flag (BF)

Internal operation is in progress when BF="I", ST7920 is in busy state. No new instruction will be accepted until BF="0". MPU must check BF to determine whether the internal operation is finished and new instruction can be sent.

Address counter (AC) MANUFACTURE • SUPPLY

Address counter(AC) is used for address pointer of DDRAM/CGRAM/IRAM/GDRAM. (AC) can be set by instruction and after data read or write to the memories (AC) will increase or decrease by 1 according to the setting in "entry mode set". When RS="0" and RW= "1" and E="1" the value of (AC) will output to DB6~DB0.

16x16 character generation ROM (CGROM) and 8x16 half height ROM (HCGROM)

ST7920 provides character generation ROM supporting 8192 16 x 16 character fonts and 126 8 x 16 alphanumeric characters. It is easy to support multi languages application such as Chinese and English. Two consecutive bytes are used to specify one 16x16 character or two 8x16 half-height characters. Character codes are written into DDRAM and the corresponding fonts are mapped from CGROM or HCGROM to the display drivers.

Character generation RAM (CGRAM)

ST7920 provides RAM to support user-defined fonts. Four sets of 16x16 bit map area are available. These user-defined fonts are displayed the same ways as CGROM fonts through writing character cod data to DDRAM

ICON RAM (IRAM)

ST7920 provides 240 ICON display. It consists of 15 sets of IRAM address. Each IRAM address has 16 bits data IRAM address should be set first before writing to the IRAM. Two bytes for each address. First higher byte (D15~D8) and then lower byte (D7~D0).

Display data RAM (DDRAM)

There are 64x2 bytes for display data RAM area. Can store display data for 16 characters(16x16) by 4 lines or 32 characters(8x16) by 4 lines. However, only 2 lines can be displayed at a time. Character codes stored in DDRAM point to the fonts specified by CGROM, HCGROM and CGRAM. ST7920 display half height HCGROM fonts, user-defined CGRAM fonts and full 16x16 CGROM fonts. Data codes 0000H~0006H are for CGRAM user-defined fonts. Data codes 02H~7FH are for half height alpha numeric fonts. Data codes (A140--~D75F) are for BIG5 code and (A1A0~F7FF) are for GB code.

- display HCGROM fonts: Write 2 bytes data to DDRAM to display two 8x16 fonts. Each byte represents 1 character font. The data of each byte is 02H~7FH.
- 2. display CGRAM fonts: Write 2 bytes data to DDRAM to display one 16x16 font. Only 0000H, 0002H, 0004H, 0006H are allowed.
- display CGROM fonts: Write 2 bytes data to DDRAM to display one 16x16 font. A140H~D75FH are for (BIG5) code, A1A0H~F7FFH are for (GB) code.

Higher byte (D15--, D8) are written first and then lower byte (D7~DO). Refer to Table 5 for address map

CGRAM fonts and CGROM fonts can only be displayed in the start position of each address. (Refer to Table 4)

80

DESIGN • MANUFACTURE • SUPPLY

		8	1	8	2	8	3	8	4	8	5	8	6	8	7	8	8	8	9	8	Α	8	В	8	С	8	D	8	E	8	F
Η	L	Η	L	Н	L	Η	L	Н	L	Н	L	Η	L	Н	L	Н	L	Н	L	Н	L	Η	L	Н	L	Н	L	Н	L	Η	L
S	Ι	t	r	0	n	Ι	Х		S	Т	7	9	2	0																	
佰	Ø	倉	۱J	一日		Ţ		•	,		þ	< /	Ź	刹	三世	쥯	馬		(Π	-	斫	笙))						
石	Þ	倉	i]	信日		Ţ	-					þ	~	Ż	刹	山田	쥯	馬													

Table 4

Incorrect position

Graphic RAM (GDRAM)

Graphic display RAM supports 64x256 bits bit-mapped memory space. GDRAM address is set by writing 2 consecutive bytes for vertical address and horizontal address. Two-bytes data write to GDRAM for one address. Address counter will automatically increase by one for the next two-byte data. The procedure is as followings.

- 1. Set vertical address (Y) for GDRAM
- 2. Set horizontal address (X) for GDRAM
- 3. Write D 15~ D8 to GDRAM (first byte)
- 4. Write D7~D0 to GDRAM (second byte)

Graphic display memory map please refer to Table-8

LCD driver

LCD driver have 33 common and 64 segments to drive the LCD panel. Segment data from CGRAM /CGROM/HCGROM are shifted into the 64 bits segment latches to display. Extended segment driver ST7921 can be used to extend the segment drivers to 256.



	DDRAM (char.	co	de)			Gl	۸۶ dr	M	i)	С (G] hig	2A she	M r l	da byt	ata .e)		Ci (GI lov	ŧÅ vei	M r l	l di oyt	at e)	8
	B15~ B4	B 3	B1 2	3 B	B E 5 4	B 3		B 1	8		DE 111 43		D 1 1	D 1 0	D 9	8	DI 7 é	5	4	D 3	D 01	1 1	0
		t	F	t	Ľ.	0	0	Ū	Ũ	0	00	0	Ö	1	0	Ö	0 I	1	0	Ö	0	0	Ö
					- 3	0	Ð	0	1		<u>II</u>	1	1	I	1	0	01	0	0	0	0	0	0
					- 3	0	0	1	0	0	20	븮	0	0	0	2	0	0	0	0	4	0	0
						0	$\frac{D}{T}$	1	4	0	9 U 3 II	211	0	0	0	0	0 8 11 7				H	里	0
						0	÷	0	1	0	섉		iii)	÷	0	0	8		0	8	÷	0	0
						ā	÷	1	+	ŏ.	詣		ō.	H	0	ž,		10	0	ň	0	0	21
	7.2	32	are	6.93	and a		ŕ.	i	ĩ	i i	o n	i o	0	ň	Ĭ	0	01		0	t	ŏ	ŏ	ő
	0	X	00	X	00	h	ò	Ū.	à	0	1	ö	Ő	ň	0	ci i	01	0	i.	0	õ	õ	0
					- 1	i	Ď	8	1	0	0 li	0	0	ň	0	0	0 0	0	î	0	Ŭ,	0	0
						ī	Ð	1	Ū.	0	D	0	0	Ĩ	0	0	0 C	疽	0	0	0	ō	0
						1	Ð,	1	1	Q (οĝ	1	1	1	0	0	0.0) []	0	0	0	0	Ű
						1	L	0	0	Ŏ,	2B	80	Ö	1	0	Ú)	Οđ	Ē ()	Q	Ö	0	0	Ø
						1	1	8	1	Ô,	D () ()	Ö	Q	0	Ö	I) (0	Ö	Ö	Q	0	Ö
						1	1	1	0	Ô.	Ď C) ()	0	0	0	1	0.0) Ó	0	Ó	0	0	0
						1	1	1	1	Q	D () ()	Ũ	Q	0	Q	Q (0.0	Ö	Ø	Q	0	Q
		Г		1		0	Ð	0	0	0	96	0	1	1	0	0	00	0	Ø	0	1	1	Ø
					- 2	0	D	0	1	0.0	90	1	1	0	1	Ö,	Q.(90	Q	Ö	1	0	Q
						0	D,	1	Ũ.	0	20	0	Q.	0	0	1	00	1	1	0	1	0	0
						9	D,	1	1	0	<u>E</u> (1	1	1	0	L	E C	24	0	0	1	0	-
						0	Ļ	0	0		00	20	0.	0.	0	0	10	2	0	0	ų	0	0
						0	1	0	1	0	분		則			1	0.0	뽆	0	0		0	0
						0	÷	+	4	0		10	0	0.	Q R	ł.	0.0	1	0	0		0	0
	0	Х	01	X	01	0	4	1	4	2	2		5	11 0	38 0	1		48	8	2	븕	0	0
						H	č	<u>ө</u>	ř	× 0		論	Ē	E.		÷.	<u>17 1</u>	措	X	6	H	0	0
					- 8	÷	6	1	6	č,	2	10	5	善		50 C	20 P	體	ň	ž	÷	ò	ň
					- 3	Ħ	ň	÷	ř	ŏ	ł	í.	ň	ň	Ť	Ē	E C		ŏ	ŏ	Ĥ	ŏ	ŏ
					- 1	Ť	ř	8	Ċ.	ň	00	0	ō	0	0	o i	i c		ŏ	ŏ	ĥ	ŏ	-
						t	i	0	ř	î.	5 ii	ň	Ť	Ť	ī	ř	10	10	Ť	Ť	Ê	ŏ	
						Ť	i	1	Ó	Î.	0	0	Ō	Ô	0	Ô.	Î (00	0	Ť	0		-
SIG			1			H	÷	÷	÷	0	50		õ	-	-	ŏ	0.0	1.0	i.	0	õ	ö	-

Table 5 : DDRAM data (character code) $\$, CGRAM data / address map Note

- 1. DDRAM data (character code) bit1 and bit2 are the same as CGRAM address bit4 and bit5.
- 2. CGRAM address bit0 to bit3 specify total 16 rows. Row16 is for cursor display. The data in row 16 will be logical OR to the cursor.
- 3. CGRAM data for each address is 16 bits.
- 4. DDRAM data to select CGRAM bit4 to bit15 must be "0". Bit0 and bit3 value are "don't care".

ICOI		N								ICC	DN RA	AM da	ita						
set II	SR "0'	",and addre 0			ŀ	ligh	ier k	oyte						Low	/er l	oyte	;		
AC3	AC2	AC1	AC 0	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	SEG0	SEG1	SEG2	SEG3	SEG4	SEG5	SEG6	SEG7	SEG8	SEG9	SEG10	SEG11	SEG12	SEG13	SEG14	SEG15
0	0	0	1	SEG16	SEG17	SEG18	SEG19	SEG20	SEG21	SEG22	SEG23	SEG24	SEG25	SEG26	SEG27	SEG28	SEG29	SEG30	SEG31
0	0	1	0	SEG32	SEG33	SEG34	SEG35	SEG36	SEG37	SEG38	SEG39	SEG40	SEG41	SEG42	SEG43	SEG44	SEG45	SEG46	SEG47
0	0	1	1	SEG48	SEG49	SEG50	SEG51	SEG52	SEG53	SEG54	SEG55	SEG56	SEG57	SEG58	SEG59	SEG60	SEG61	SEG62	SEG63
0	1	0	0	SEG64	SEG65	SEG66	SEG67	SEG68	SEG69	SEG70	SEG71	SEG72	SEG73	SEG74	SEG75	SEG76	SEG77	SEG78	SEG79
0	1	0	1	SEG80	SEG81	SEG82	SEG83	SEG84	SEG85	SEG86	SEG87	SEG88	SEG89	SEG90	SEG91	SEG92	SEG93	SEG94	SEG95
0	1	1	0	SEG96	SEG97	SEG98	SEG99	SEG10	SEG10	SEG10 2	SEG10	SEG10	SEG10 5	SEG10 6	SEG10	SEG10 8	SEG10 9	SEG11 0	SEG111
0	1	1	1	SEG112	SEG11	SEG11	SEG11	SEG11	SEG11	SEG11 8	SEG11	SEG12	SEG12		SEG12	SEG12	Ŷ	v	SEG12
1	0	0	0	SEG128		SEG13 0		0	SEG13	SEG13		SEG13	SEG13	SEG13	SEG13 9	SEG14		SEG14	SEG14
1	0	0	1	SEG144	SEG14	SEG14	SEG14	SEG14	SEG14	SEG15		SEG15		SEG15	SEG15	SEG15	SEG15	SEG15	-
1	0	1	0	SEG160	5 SEG16	6 SEG16		8 SEG16		0 SEG16	1 SEG16	SEG16		4 SEG17	5 SEG17	6 SEG17	SEG17	8 SEG17	
1	0	1	1	SEG176	1 SEG17	2 SEG17	3 SEG17	4 SEG18	5 SEG18	6 SEG18	7 SEG18	8 SEG18	9 SEG18	0 SEG18	1 SEG18	2 SEG18	3 SEG18	4 SEG19	5 SEG19
	-	•			7	8	9	0	1	2	3	4	5	6	7	8	9	0	1
1	1	0	0	SEG192	SEG19 3	SEG19 4	SEG19 5	SEG19 6	SEG19 7	8	9	0	1	SEG20 2	3	SEG20 4	5	SEG20 6	7
1	1	0	1	SEG208	SEG20 9	SEG21 0	SEG21	SEG21 2	SEG21 3	SEG21	SEG21	SEG21	SEG21	SEG21 8	SEG21 9	SEG22	SEG22	SEG22 2	SEG22 3
1	1	1	0	SEG224	SEG22	-	SEG22	SEG22	-	SEG23	SEG23	Ŷ	SEG23						
1	1	1	1	-				8							5			8	<u> </u>

Table 6 ICON RAM address,data and segment pins




Table 6 16x8 half-height characters





Table 8 GDRAM display coordinates and corresponding address

Parallel interface


ST7920 is in parallel mode by pulling up PSB pin. And can select 8 bit or 4-bit bus interface by function set instruction DL control bit. MPU can control (RS, RW, E, and DB0..DB7) pins to complete the data transmission.

In 4-bit transfer mode, every 8 bits data or instruction is separated into 2 parts. Higher 4 bits DB7~DB4 data will transfer.

First and placed into data pins (DB7~DB4). Lower 4 bits (DB3~DB0) data will transfer second and placed into data pins (DB7~DB4). (DB3~DB0) data pins are not used.



Timing Diagram of 8-bit Parallel Bus Mode Data Transfer



Timing Diagram of 4-bit Parallel Bus Mode Data Transfer

Serial interface :

ST7920 is in serial interface mode when pull down PSB pin. Two pins (SCLK and SID) are used to complete the data transfer. Only write data is available.


When connecting several ST7920, chip select (CS) must be used. Only when (CS) is high the serial dock (SCLK) can be accepted. On the other hand, when chip select (CS) is low ST7920 serial counter and data will be reset. Transmission will be terminated and data will be cleared. Serial transfer counter is set to the first bit. For a minimal system with only one ST7920 and one MPU,

only SCLK and SID pins are necessary. CS pin should pull to high.

ST7920's serial clock SCLK is asynchronous to the internal clock and is generated by MPU. When multiple instruction/data is transferred instruction execution time must be considered. Must wait for the previous instruction to finish before sending the next. ST7920 has no internal instruction buffer area.


When starting a transmission a start byte is required. It consists of 5 consecutive "1"(sync character). Serial transfer counter will be reset and synchronized. Following 2 bits for read/write (RW) and register/data select (RS). Last 4 bits is filled by "0"

After receiving the sync character and RW and RS bits, every 8 bits instruction/data will be separated into 2 groups. Higher 4 bits (DB7~DB4) will be placed in first section followed by 4 "0". And lower 4 bits DB3~DB0 will be placed in second section followed by 4 "0".




Timing Diagram of Serial Mode Data Transfer

8 bit interface :




4 bit interface :




Page 14 of 38

8 bit interface timing diagram

• MPU write data to ST7920




MPU read data from ST7920



Serial interface timing diagram

• MPU write data to ST7920



Absolute Mazimum Ratings

Characteristics	Symbol	Value
Power Supply Voltage	Vdd	-0.3V to +5.5V
LCD Driver Voltage	VLCD	-0.3V to +7.0V
Input Voltage	Vin	-0.3V to VDD+0.3V
Operating Temperature	Та	-20°C to +85°C
Storage Temperature	Тѕто	-55°C to +125°C

DC Characteristics (TA=25°C, VDD=2.7V - 4.5V)

Symbol	Characteristics	Test Condition	Min.	Тур.	Max.	Unit
Vdd	Operating Voltage	_	2.7	_	5.5	V
VLCD	LCD Voltage	V0 - Vss	3.0	_	5.5	V
lcc	Power Supply Cruuent	fosc = 530KHz, V _{DD} = 3.0V Rf = 18 kΩ	—	0.20	0.45	mA
VIH1	Input High Voltage (Except OSC1)	_	0.7 Vdd		Vdd	V
VIL1	Input Low Voltage (Except OSC1)		-0.3		0.6	V
VIH2	Input High Voltage (OSC1)		Vdd-1		Vdd	V
VIL2	Input Low Voltage (OSC1)	S P-L A	Y	S	1.0	V
Voh1	Output High Voltage (DB0 – DB7)	Iон = -0.1 mA	0.8VDD		Vdd	V
Vol1 -	Output Low Voltage (DB0 – DB7)	lo∟ = 0.1 mA	_	-	0.1	V
Vон2	Output High Voltage (Except DB0 – DB7)	Iон = -0.04 mA	0.8 Vod	5UP	Vdd	V
Vol2	Output Low Voltage (Except DB0 – DB7)	lo∟ = 0.04 mA	_	_	0.1 Vdd	V
Ileak	Input Leakage Current	VIN = OV TO VDD	-1	_	1	μa
IPUP	Pull Up MOS Current	V _{DD} = 3V	22	27	32	μA

Symbol	Characteristics	Test Condition	Min.	Тур.	Max.	Unit
Vdd	Operating Voltage	_	4.5	_	5.5	V
VLCD	LCD Voltage	V0 - Vss	3.0	_	5.5	V
lcc	Power Supply Cruuent	fosc = 540KHz, Vod = 5 V Rf = 33kΩ	_	0.45	0.75	mA
VIH1	Input High Voltage (Except OSC1)	_	0.7 Vdd	—	Vdd	V
VIL1	Input Low Voltage (Except OSC1)	_	-0.3	_	0.6	V
VIH2	Input High Voltage (OSC1)	_	Vdd-1	_	Vdd	V
VIL2	Input Low Voltage (OSC1)	_	_	_	1.0	V
Voh1	Output High Voltage (DB0 – DB7)	Iон = -0.1 mA	0.8VDD	_	Vdd	V
Vol1	Output Low Voltage (DB0 – DB7)	lo∟ = 0.1 mA	-	_	0.4	V
Voh2	Output High Voltage (Except DB0 – DB7)	Іон = -0.04 mA	0.8 Vdd		Vdd	V
Vol2	Output Low Voltage (Except DB0 – DB7)	lo∟ = 0.04 mA			0.1 Vdd	V
Ileak	Input L <mark>eakage</mark> Current		Y -1	Sh	1	μA
PUP	Pull Up MOS Current	V _{DD} = 5 V	75	80	85	μA

DC Characteristics ($T_A = 25^{\circ}C$, $V_{DD} = 4.5 V - 5 V$)

Symbol	Characteristics	Test Condition	Min.	Тур.	Max.	Unit
		Internal Clock Operation				
fosc	LCD Voltage	VO-Vss	3.0	—	7	V
f⊨x	Power Supply Cruuent	fosc = 540KHz, V _{DD} = 5 V Rf = $33k\Omega$	_	0.45	0.75	mA
VIH1	Input High Voltage (Except OSC1)	_	0.7 Vdd	—	Vdd	V
VIL1	Input Low Voltage (Except OSC1)	_	-0.3	—	0.6	V
VIH2	Input High Voltage (OSC1)	-	Vdd-1	_	Vdd	V
VIL2	Input Low Voltage (OSC1)	-	-	_	1.0	V
Voh1	Output High Voltage (DB0 – DB7)	Iон = -0.1 mA	0.8VDD	_	Vdd	V
Vol1	Output Low Voltage (DB0 – DB7)	lo _L = 0.1 mA	-	_	0.4	V
Voh2	Output High Voltage (Except DB0 – DB7)	І он = -0.04 mA	0.8 Vdd	I	Vdd	V
Vol2	Output Low Voltage (Except DB0 – DB7)	lo∟ = 0.04 mA	_	_	0.1 Vdd	V
Ileak	Input L <mark>eakage</mark> Current		-1	5	1	μA
IPUP	Pull Up MOS Current	V _{DD} = 5 V	75	80	85	μA

AC Characteristics ($T_A = 25^{\circ}C$, $V_{DD} = 4.5V$) Parallel Mode Interface

Symbol	Characteristics	Test Condition	Min.	Тур.	Max.	Unit
		Internal Clock Operation				
fosc	OSC Frequency	R=33kΩ	480	540	600	KHz
		External Clock Operation				
f _{EX}	External Frequency	_	480	540	600	KHz
	Duty Cycle	_	45	50	55	%
Tr,Tf	Rise/Fall Time	_	—	—	0.2	μS
	Write M	ode (Writing data from MPU to	ST7920)		
Tc	Enable Cycle Time	Pin E	1200	—	—	nS
TPW	Enable Pulse Width	Pin E	140	—	—	nS
Tr,Tf	Enable Rise/Fall Time	Pin E	—	_	25	nS
Tas	Address Setup Time	Pins : RS,RW,E	10	_	—	nS`
Тан	Address Hold Time	Pins : RS,RW,E	20	I	—	nS
Tosw	Data Setup Time	Pins : DB0-DB7	40		—	nS
Тн	Data Hold Time	Pins : DB0-DB7	20			nS
	Read Mo	de (Reading Data from ST792	20 to MP	ר(ר		
Тс	Enable Cycle Time	Pin : E	1200	—	—	nS
TPW	Enable Pulse Width	Pin : E	140	—	—	nS
Tr,Tf	Enable Rise/Fall			5UP	25	nS
Tas	Address Setup Time	Pins : RS,RW,E	10	—	—	nS
Тан	Address Hold Time	Pins : RS,RW,E	20		—	nS
Tddr	Data Delay Time	Pins : DB0-DB7	—	—	100	nS
Тн	Data Hold Time	Pins : DB0-DB7	20	_	—	nS
		ace Mode with LCD Driver (S	Г7921)			
Тсwн	Clock Pulse with High	Pins : CL1, CL2	800	—	-	nS
Tcw∟	Clock Pulse With Low	Pins : CL1, CL2	800	_	-	nS
Тсѕт	Clock Setup time	Pins : CL1, CL2	500	—	—	nS
Tsu	Data Setup Time	Pin : D	300	_	-	nS
Том	Data Hold Time	Pin : D	300	_	—	nS
TPW	Enable Pulse Width	Pin : M	-1000	—	1000	nS

AC Characteristics ($T_A = 25^{\circ}C$, $V_{DD} = 4.5V$) Parallel Mode Interface

Symbol	Characteristics	Test Condition	Min.	Тур.	Max.	Unit
		Internal Clock Operation	I			
fosc	OSC Frequency	R=18kΩ	470	530	590	KHz
		External Clock Operation				
f _{EX}	External Frequency	_	470	530	590	KHz
	Duty C ycle	_	45	50	55	%
Tr,Tf	Rise/Fall Time	_	_	_	0.2	μS
	Write Mo	ode (Writing data from MPU to	ST7920)		
Тс	Enable Cycle Time	Pin E	1800	_	—	nS
TPW	Enable Pulse Width	Pin E	160	_	—	nS
Tr,Tf	Enable Rise/Fall Time	Pin E	—	_	25	nS
Tas	Address Setup Time	Pins : RS,RW,E	10		—	nS`
Тан	Address Hold Time	Pins : RS,RW,E	20	_	—	nS
Tosw	Data Setup Time	Pins : DB0-DB7	40		—	nS
Тн	Data Hold Time	Pins : DB0-DB7	20			nS
	Read Mo	de (Reading Data from ST792	20 to MP	J)		
Тс	Enable Cycle Time	Pin : E	1800	—	—	nS
TPW	Enable Pulse Width	Pin : E	320	_	—	nS
Tr,Tf	Enable Rise/Fall			5UP	25	nS
Tas	Address Setup Time	Pins : RS,RW,E	10	—	—	nS
Тан	Address Hold Time	Pins : RS,RW,E	20	—	—	nS
Tddr	Data Delay Time	Pins : DB0-DB7	-	-	260	nS
Тн	Data Hold Time	Pins : DB0-DB7	20	_	—	nS
		ace Mode with LCD Driver (S	Г7921)			
Тсwн	Clock Pulse with High	Pins : CL1, CL2	800	—	-	nS
TcwL	Clock Pulse With Low	Pins : CL1, CL2	800	_	_	nS
Тсѕт	Clock Setup time	Pins : CL1, CL2	500	—	—	nS
Tsu	Data Setup Time	Pin : D	300	_	_	nS
Том	Data Hold Time	Pin : D	300	_	_	nS
TPW	Enable Pulse Width	Pin : M	-1000	_	1000	nS

AC Characteristics ($T_A = 25^{\circ}C$, $V_{DD} = 2.7 \text{ V}$) Parallel Mode Interface

Display Control Instruction

Instructions

ST7920 offers basic instruction set and extended instruction set:

lue					со	de			Description	Exectime		
Ins	RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		(540KHZ)
CLEAR	0	0	0	0	0	0	0	0	0	1	Fill DDRAM with "20H", and set DDRAM address counter (AC) to "00H"	1.6 ms
HOME	0	0	0	0	0	0	0	0	1	х	Set DDRAM address counter (AC) to "00H", and put cursor to origin; to content of DDRAM are not changed.	72 us
ENTRY MODE	0	0	0	0	0	0	0	1	I/D	S	Set cursor position and shift when doing write or read operation.	72 us
DISPLAY ON/OFF	0	0	0	0	0	0	1	D	С	В	D=1 : displayON C=1 : cursor ON B=1 : blinkON	72 us
CURSOR DISPLAY CONTROL	0	0	0	0	0	1	S/C	R/L	х	х	Cursor position and display shift control; the content of DDRAM are not changed.	72 us
FUNCTION SET	0	0	0	0	1	DL	×	0 RE	x	x	DL=1 8-BIT interface DL=0 4-BIT interface RE=1 : extended instruction RE=0 : basic instruction	72 us
SET CGRAM ADDR.	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address to address counter (AC) Make sure that in extended instruction SR=0 (scroll or RAM address select)	72 us
SET DDRAM ADDR.	0	0	1	0 AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address to address counter(AC) AC6 is fixed to 0	72 us
READ BUSY FLAG(BF) & ADDR.	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Read busy flag (BF) for completion of internal operation, also Read out the value of address counter(AC)	0 us
	ť	0	D7	D6 (D5	D4	D3	D2	D1	DO	Write data to internal RAM (DDRAM/CGRAM/IRAM/GDRAM)	72 us
READ RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM/IRAM/GDRAM)	72 us

line					СО	de					Description	Exec time
Ins	RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	•	(540KHZ)
STA ND BY	0	0	0	0	0	0	0	0	0	1	Enter stand by mode, any other instruction can terminate (Com132 halted, only Com33 ICON can display)	72 us
SCROLL or RAM ADDR. SELECT	0	0	0	0	0	0	0	0	1	SR	SR=1 : enable vertical scroll position SR=0 : enable IRAM address <u>(extended instruction)</u> SR=0 : enable CGRAM address (basic instruction)	72 us
REVERSE	0	0	0	0	0	0	0	1	R1	R0	Select 1 out of 4 line (in DDRAM) and decide whether to reverse the display by toggling this instruction. R1, R0 initial value is 00	72 us
SLEEP	0	0	0	0	0	0	1	SL	х	х	SL=1: leave sleep mode SL=0: enter sleep mode	72 us
EXTENDED FUNCTION SET	0	0	0	0	1	DL	x	1 RE	G	0	DL=1 8-BIT interface DL=0 4-BIT interface RE=1 : extended instruction G=1 : graphic display ON G=0 : graphic display OFF	72 us
SET IRAM or SCROLL ADDR	0	0	0	1	AC5	J AC4	AC3	AC2	AC1	AC0	SR=1 : AC5~AC0 the address of vertical scroll SR=0 : AC3~AC0 the address of ICON RAM	72 us
SET GRA PHIC RAM ADDR.	0	5 10 0		0 AC6	0 AC5	0 AC4	AC3 AC3	AC2 AC2	AC1 AC1		Set CGRAM address to address counter (AC) First set vertical address and the horizontal address by consecutive witing. Vertical address range AC6. AC0 Horizontal address range AC3AC0	72 us

Instruction set 2 : (RE=1 : extended instruction)

Note :

- 1. Make sure that ST7920 is not in busy state by reading the busy flag before sending instruction or data. If use delay loop instead please make sure the delay time is enough. Please refer to the instruction execution time.
- 2. "RE" is the selection bit of basic and extended instruction set. Each time when altering the value of RE it will remain. There is no need to set RE every time when using the same group of instruction set.

Ins	coc	de									Description			
	RS	RW	DB 7	DB 6	DB 5	DB 4	DB 3	DB 2	DB 1	DB 0				
ENTRY	0	0	0	0	0	0	0	1	I/D	S	Cursor move to right, DDRAM address counter (AC)			
MODE SET									1 0	plus 1				
DISPLAY	0	0	0	0	0	0	1	D	С	в Display, cursor and blink ALL OFF				
STATUS								0	0	Display, cursor and blink ALL OFF				
CURSOR DISPLAY	0	0	0	0	0	1	S/C	R/L	х	х	No cursor or display shift operation			
SHIFT							x	x						
FUNCTION	0	0	0	0	1	DL	х	0 RE	х	х	8 BIT MPU interfce, basic instruction set			
SET						1		0						

Initial setting(Register flag) (RE=0: basic instruction)

Initial setting(Register flag) (RE=1 : extended instruction set)

Ins											Description — — —		
	RS	RW	DB 7	DB 6	DB 5	DB 4	DB 3	DB 2	DB 1	DB 0			
SCROLL OR RAM	0	0	0	0	0	0	0	1	1	SR	Allow IRAM address or set CGRAM address		
ADDR. SELECT										• FACTURE • SUPPLY			
REVERSE	0	0	0	0	0	0	0	1	R1	R0	Begin with normal and toggle to reverse		
									0	0			
SLEEP	0	0	0	0	0	0	1	SL	х	х	Not in sleep mode		
								1					
EXTENDED FUNCTION	0	0	0	0	1	DL	х	0 RE	G	х	Graphic display OFF		
SET									0		Graphic display Of T		

Description of basic instruction set

code

code

• CLEAR

 RS
 RW
 DB7
 DB6
 DB5
 DB4
 DB3
 DB2
 DB1
 DB0

 0
 0
 0
 0
 0
 0
 0
 0
 1

Fill DDRAM with "20H"(space code). And set DDRAM address counter (AC to"00H". Set entry mode I/D bit to be "1".

Cursor moves right and AC adds 1 after write or read operation.

• HOME

I	RS F	RW D	B7 D	B6 D)B5	DB4	DB3	DB2	DB1	DB0
ł	0	0	0	0	0	0	0	0	1	Х

Set DDRAM address counter AC to "00H". Cursor moves to origin. Then content of DDRAM is not changed.

DB0

• ENTRY MODE SET

	RS	RW	DE	37 C	B6	DB5	DB4	DB3	DB2	DB1
code	0	()	0	0	0	0	0	1	I/D

Set the cursor movement and display shift direction when doing write or read operation.

I/D :address counter increase / decrease

When I/D = "1", cursor moves right, DRAM address counter AC add by 1.

When I/D = "0", cursor moves left, DRAM address counter AC subtract by 1.

S: Display shift

S	I/D	DESCRIPTION
Н	Н	Entire display shift left by 1
Н	L	Entire display shift right by 1

• DISPLAY STATUS N • MANUFACTURE • SUPPLY

	RS	RW	DE	37	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
code	0	()	0	0	0	0	1	D	С	В	1

Controls display, cursor and blink ON/OFF.

D : Display ON/OFF control bit

When D = "1", display ON

When D = "0", display OFF , the content of DDRAM is not changed

C : Cursor ON/OFF control bit

When C = "1", cursor ON.

When C = "0", cursor OFF.

B : Blink ON/OFF control bit

When B = "1", cursor position blink ON. Then display data in cursor position will blink. When B = "0", cursor position blink OFF

• CURSOR AND DISPLAY SHIFT CONTROL

 RS
 RW
 DB7
 DB6
 DB5
 DB4
 DB3
 DB2
 DB1
 DB0

 code
 0
 0
 0
 0
 1
 S/C
 R/L
 X
 X

Instruction to move the cursor or shift the entire display. The content of DDRAM is not changed.

S/C	R/L	Description	AC Value
L	L	Cursor moves left by 1	AC=AC-1
L	Н	Cursor moves right by 1	AC=AC+1
Н	L	Display shift left by 1, cursor also follows to shift.	AC=AC
Н	Н	Display shift right by 1, cursor also follows to shift.	AC=AC

• FUNCTION SET

F	RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
---	----	----	-----	-----	-----	-----	-----	-----	-----	-----

Х

RE

Х

Х

code 0 0 0 0 1 DL

DL: 4/8 BIT interface control bit

When DL = "1", 8 BIT MPU bus interface

When DL = "0", 4 BIT MPU bus interface

RE : extended instruction set control bit

When RE = "1", extended instruction set

When RE = "0", basic instruction set

In same instruction cannot alter DL and RE at once. Make sure that change DL first then REESIGN • MANUFACTURE • SUPPLY

• SET CGRAM ADDRESS

 RS RW
 DB7
 DB6
 DB5
 DB4
 DB3
 DB2
 DB1
 DB0

 code
 0
 0
 1
 AC5
 AC4
 AC3
 AC2
 AC1
 AC0

Set CGRAM address to address counter AC

AC range is 00H..3FH

Make sure that in extended instruction SR=0 (scroll address or RAM address select)

• SET DDRAM ADDRESS

 RS
 RW
 DB7
 DB6
 DB5
 DB4
 DB3
 DB2
 DB1
 DB0

 code
 0
 0
 1
 AC6
 AC5
 AC4
 AC3
 AC2
 AC1
 AC0

Set DDRAM address to address counter (AC). First line AC range is 80H..8FH Second line AC range is 90H..9FH Third line AC range is A0H..AFH Fourth line AC range is B0H..BFH Please note that only 2 lines can be display at a time.


• READ BUSY FLAG (BF) AND ADDRESS

 RS
 RW
 DB7
 DB6
 DB5
 DB4
 DB3
 DB2
 DB1
 DB0

 code
 0
 1
 BF
 AC6
 AC5
 AC4
 AC3
 AC2
 AC1
 AC0

Read busy flag BF can check whether internal operation is finished. At the same time the value of address counter (AC) is also read. When BF = "1" new instruction will not be accepted. Must wait for BF = "0" for new instruction.

WRITE DATA TO RAM



Write data to internal RAM and alter the (AC) by 1

Each RAM address (CGRAM,DDRAM,IRAM....) must write 2 consecutive bytes for 16 bit data. After the second byte the address counter will add or subtract by 1 according to the entry mode set control bit.

• READ RAM DATA

	RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
code	1	1	D7	D6	D5	D4	D3	D2	D1	D0

Read data from internal RAM and alter the (AC) by 1

After address set to read (CGRAM,DDRAM,IRAM.....)a DUMMY READ is required. There is no need to DUMMY READ for the following bytes unless a new address set instruction is issued.

Description of extended instruction set

• STAND BY

	R	S	RW	DE	37	DB	3	DB5	DB4	DB3	DB2	DB	1	DB0	
code	Γ	0	0		0		0	0	0	0	0	()	1	

Instruction to enter stand by mode. Any other instruction follows this instruction can terminate stand by.

The content of DDRAM remain the same.

VERTICAL SCROLL OR RAM ADDRESS SELECT

	-				-	-		-			DB0
code	C)	0	0	0	0	0	0	0	1	SR

When SR = "1", the vertical scroll address set is enabled.

When SR = "0", the IRAM address set <u>(extended instruction)</u> and CGRAM address set<u>(basic instruction)</u> is enabled.

• REVERSE

	RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
code	0	0	0	0	0	0	0	1	R1	R0


Select 1 out of 4 lines to reverse the display and to toggle the reverse condition by repeating this instruction.

R1,R0 initial vale is 00. When set the first time the display is reversed and set the second time the display become normal.

DESIC	R1	R0	MANUE Description C • SU	IPPLY
	L	L	First line normal or reverse	
	L	Н	Second line normal or reverse	
	Н	L	Third line normal or reverse	
	Η	Η	Fourth line normal or reverse]

Please note that only 2 lines out of 4 line display data can be displayed.

• SLEEP



SL=1: leave sleep mode SL=0: enter sleep mode

• EXTENED FUNCTION SET

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
code 0 0 0 1 DL X RE G X
DL: 4/8 BIT interface control bit
When DL = "1", 8 BIT MPU interface
When DL = "0", 4 BIT MPU interface
RE : extended instruction set control bit
When RE = "1", extended instruction set
When RE = "0", basic instruction set
G : Graphic display control bit
When G = "1", graphic display ON
When G = "0", Graphic display OFF
In same instruction cannot alter DL, RE and G at once. Make sure that change DL or G first and then RE.

• SET IRAM OR SCROLL ADDRESS

	RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
code	SIG	0 N	0 M		AC5	AC4	AC3	AC2	AC1	AC0	PLY

SR=1: AC5~AC0 is vertical scroll displacement address SR=0: AC3~AC0 is ICON RAM address

• SET GRAPHIC RAM ADDRESS

	 	-							DB2			
code	0		0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	

Set GDRAM address to address counter AC .

First set vertical address and then horizontal address (write 2 consecutive bytes to complete vertical and horizontal address set)

Vertical address range is AC6...AC0

Horizontal address range is AC3...AC0

The address counter AC of graphic RAM(GRAM) only increment after write for horizontal address. After horizontal address=0FH it will automatically back to 00H. However, the vertical address will not increase as the result of the same action.


Page 28 of 38

Optical Characteristics

ltem	Symbol	Condition	Min	Тур	Max	Unit
View Angle	(V)θ	CR≧2	20		40	deg
	(Н)ф	CR≧2	-30	_	30	deg
Contrast Ratio	CR		_	3	_	_
Response Time	T rise	—		200	300	ms
	T fall	—	_	200	300	ms

Definition of Operation Voltage (Vop)


Definition of Response Time (Tr, Tf)



Conditions :

Operating Voltage : Vop Frame Frequency : 64 HZ Viewing Angle(θ , φ): 0° , 0° Driving Waveform: 1/N duty, 1/a bias

Definition of viewing angle($CR \ge 2$)



Absolute Maximum Ratings

ltem	Symbol	Min	Тур	Max	Unit
Operating Temperature	T _{OP}	-20		+70	°C
Storage Temperature	T _{ST}	-30	—	+80	°C
Input Voltage	VI	0		V_{DD}	V
Supply Voltage For Logic	V _{DD}	0		6.7	V
Supply Voltage For LCD	VDD-V _{SS}	0	_	7.0	V

Electrical Characteristics

ltem	Symbol	Condition	Min	Тур	Max	Unit
Supply Voltage For Logic	V_{DD} - V_{SS}	JF	4.5	5.0	5.5	V
Supply Voltage For LCD	ISF	Ta=-20 ℃	A `	Y- 5	5 -	V
*Note	$V_{O-}V_{SS}$	Ta=25 ℃	4.2	4.4	4.6	V
		Ta=+70 ℃			—	V
		JFACT	0.7V _{DD}	• •		L¥
Input Low Volt.	V _{IL}	_	-0.3		0.6	V
Output High Volt.	V _{OH}		0.8V _{DD}	_	V_{DD}	V
Output Low Volt.	V _{OL}	_	0		0.4	V
Supply Current	I _{DD}		1.6	2.2	3.5	mA

Backlight Information

Specification

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITION
Supply Current	ILED	80	100	150	mA	V=4.2V
Supply Voltage	v	4.0	4.2	4.4	V	-
Reverse Voltage	VR	_	_	8	V	-
Luminous Intensity	IV	80	95		cd/m2	ILED=100mA
Wave Length	λρ	563	568	573	nm	ILED=100mA
LED Life Time	_		100K	-	Hr.	ILED≦100mA
Color	Yellow Gro	een				

Note: The LED of B/L is drive by current only, drive voltage is for reference only. drive voltage can make driving current under safety area (current between minimum and maximum).



Reliability

	Environmental Test		
Test Item	Content of Test	Test Condition	Note
High Temperature storage	Endurance test applying the high storage temperature for a long time.	80℃ 200hrs	2
Low Temperature storage	Endurance test applying the high storage temperature for a long time.	-30℃ 200hrs	1,2
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	70°C	
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	200hrs	1
High Temperature/ Humidity Operation	The module should be allowed to stand at 60℃,90%RH max For 96hrs under no-load condition excluding the polarizer, Then taking it out and drying it at normal temperature.	60℃ ,90%RH 96hrs	1,2
Thermal shock resistance	The sample should be allowed stand the following 10 cycles of operation $20^{\circ}C$ $25^{\circ}C$ $70^{\circ}C$	-20°C /70°C 10 cycles	
DESI	30min 5min 30min SN • M1cycle UFACTURE	• SUPPL	Y
Vibration test		Total fixed amplitude : 15mm Vibration Frequency : 10~55Hz One cycle 60 seconds to 3 directions of X,Y,Z for Each 15 minutes	
Static electricity test	Endurance test apply ing the electric stress to the terminal.	VS=800V,RS=1.5kΩ CS=100pF 1 time	

Content of Reliability Test (wide temperature, -20° C \sim 70 $^{\circ}$ C)

Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal Temperature and humidity after remove from the test chamber.


Note3: Vibration test will be conducted to the product itself without putting it in a container.

Page 32 of 38

Inspection specification

NO	ltem	Criterion				
01	Electrical Testing	 1.1 Missing vertical, horizontal segment, segment contrast defect. 1.2 Missing character, dot or icon. 1.3 Display malfunction. 1.4 No function or no display. 1.5 Current consumption exceeds product specifications. 1.6 LCD viewing angle defect. 1.7 Mixed product types. Contrast defect. 				0.65
02	Black or white spots on LCD (display only)	 2.1 White and black spots on display ≤0.25mm, no more than three white or black spots present. 2.2 Densely spaced: No more than two spots or lines within 3mm 				
03	LCD black spots, white spots, contaminatio	3.1 Round type Φ=(x + y) /			SUPPLY	2.5
	n (non-display)	3.2 Line type : (As follow Length L≦3.0 L≦2.5	ving drawing) Width W≦0.02 0.02 <w≦0.03 0.03<w≦0.05< td=""><td>Acceptable Q TY Accept no dense 2</td><td>2.5</td></w≦0.05<></w≦0.03 	Acceptable Q TY Accept no dense 2	2.5
04	Polarizer bubbles	If bubbles are visible, judge using black spot specifications, not easy to find, must check in specify direction.		$\begin{array}{c c} 0.05 < W \\ \hline Size \ \Phi \\ \hline \Phi \leq 0.20 \\ \hline 0.20 < \Phi \leq 0.50 \\ \hline 0.50 < \Phi \leq 1.00 \\ \hline 1.00 < \Phi \\ \hline Total \ Q \ TY \end{array}$	As round type Acceptable Q TY Accept no dense 3 2 0 3 3	2.5

NO	ltem	Criterion	AQL
05	Scratches	Follow NO.3 LCD black spots, white spots, contamination	
06	Chipped glass	Symbols Define: x Chip length y. Chip width z. Chip thickness k: Seal width t. Glass thickness a: LCD side length 1: General glass chip: 1.1 Chip on panel surface and crack between panels: Image: Chip thickness y. Chip width x Chip length Image: Chip thickness y. Chip width x Chip length Image: Chip thickness y. Chip width x Chip length Image: Chip thickness y. Chip width x Chip length Image: Chip thickness y. Chip width x Chip length Image: Chip thickness y. Chip width x Chip length Image: Chip thickness y. Chip width x 2 1/8a Image: Chip thickness y. Chip width x 2 1/8a Image: Chip thickness y. Chip width x 2 1/8a Image: Chip thickness y. Chip width x Chip length Image: Chip thickness y. Chip width x 2 1/8a Image: Chip thickness y. Chip width x 2 1/8a Image: Chip thickness y. Chip width x 2 1/8a Image: Chip thickness y. Chip width x 2 1/8a Image: Chip thickness y. Chip width <td>2.5</td>	2.5



Page 35 of 38

NO	Item	Criterion	AQL	
07	Cracked glass	The LCD with extensive crack is not acceptable.		
08	Backlight elements	 8.1 Illumination source flickers when lit. 8.2 Spots or scratched that appear when lit must be judged. Using LCD spot, lines and contamination standards. 8.3 Backlight doesn't light or color wrong. 		
09	Bezel	 9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination. 9.2 Bezel must comply with job specifications. 	2.5 0.65	
10	PCB \ COB	 10.1 COB seal may not have pinholes larger than 0.2mm or contamination. 10.2 COB seal surface may not have pinholes through to the IC. 10.3 The height of the COB should not exceed the height indicated in the assembly diagram. 10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places. 10.5 No oxidation or contamination PCB terminals. 10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts. 10.7 The jumper on the PCB should conform to the product characteristic chart. 10.8 If solder gets on bezel tab pads, LED pad, zebra pad or screw hold pad, make sure it is smoothed down. 10.9 The Scraping testing standard for Copper Coating of PCB 	2.5 2.5 0.65 2.5 2.5 0.65 2.5 2.5 2.5	
11	Soldering	Y X * Y<=2mm ² 11.1 No un-melted solder paste may be present on the PCB. 11.2 No cold solder joints, missing solder connections, oxidation or icide. 11.3 No residue or solder balls on PCB. 11.4 No short circuits in components on PCB.	2.5 2.5 2.5 0.65	

NO	ltem	Criterion	AQL
12	General appearanœ	 12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP. 12.2 No cracks on interface pin (OLB) of TCP. 12.3 No contamination, solder residue or solder balls on product. 12.4 The IC on the TCP may not be damaged, circuits. 12.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it cause the interface pin to sever. 12.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color. 12.7 Sealant on top of the ITO circuit has not hardened. 12.8 Pin type must match type in specification sheet. 12.10 Product packaging must the same as specified on packaging specification sheet. 12.11 Product dimension and structure must conform to product specification sheet. 	 2.5 0.65 2.5 2.5 2.5 2.5 0.65 0.65 0.65 0.65 0.65

Precautions in use of LCD Modules

- (1)Avoid applying excessive shocks to the module or making any alterations or modifications to it.
- (2)Don't make extra holes on the printed circuit board, modify its shape or change the components of LCD module.
- (3)Don't disassemble the LCM.
- (4)Don't operate it above the absolute maximum rating.
- (5)Don't drop, bend or twist LCM.
- (6)Soldering: only to the I/O terminals.
- (7)Storage: please storage in anti-static electricity container and clean environment.
- (8). T aaæ have the right to change the passive components (Resistors, capacitors and other passive components will have different appearance and color caused by the different supplier.)
- (9). T aaæ have the right to change the PCB Rev.

Material List of Components for RoHs

1. T a a AÔ[{] [} ^} o Ltd. hereby declares that all of or part of products, including, but not limited to, the LCM, accessories or packages, manufactured and/or delivered to your company (including your subsidiaries and affiliated company) directly or indirectly by our company (including our subsidiaries or affiliated companies) do not intentionally contain any of the substances listed in all applicable EU directives and regulations, including the following substances.

Exhibit A: The Harmful Material List

Material	(Cd)	(Pb)	(Hg)	(Cr6+)	PBBs	PBDEs	
Limited Value	100 ppm	1000 ppm	1000 ppm	1000 ppm	1000 ppm	1000 ppm	
Above limited value is set up according to RoHS.							

- 2. Process for RoHS requirement :
 - (1) Use the Sn/Ag/Cu soldering surface; the surface of Pb-free solder is rougher than we used before.
 - (2) Heat-resistance temp. :

Reflow : 250° C, 30 seconds Max. ; Connector soldering wave or hand soldering : 320° C, 10 seconds max.

(3) Temp. curve of reflow, max. Temp. : $235\pm5^{\circ}$;

Recommended customer's soldering temp. of connector : 280° C, 3 seconds.

Recommendable storage

- 1. Place the panel or module in the temperature 25°C±5°C and the humidity below 65% RH
- 2. Do not place the module near organics solvents or corrosive gases.
- 3. Do not crush, shake, or jolt the module