

Sauls Wharf House Crittens Road Great Yarmouth Norfolk NR31 0AG Telephone +44 (0)1493 602602 Email:sales@midasdisplays.com Email:tech@midasdisplays.com www.midasdisplays.com

2 x 16	Multi	OLED Module								
Specification										
	Date: 30/08/201	2								
Revision										
7/08/2012	First Issue									
	2 x 16	Specification Date: 30/08/201 Revision								

	Display	Features		
Character Count		2 x 16		
Appearance		White on Black		
Logic Voltage		2.8V		
Interface		Multi		loHS
Font Set		Multi		ompliant
Character Height		5.57 mm		omphant
Module Size		68.50 x 17.50 x 2.00 mm		
Operating Temperature		-40°C ~ +85°C	Box Quantity	Weight / Display
Construction		COT		

* - For full design functionality, please use this specification in conjunction with the SSD1311 specification. (Provided Separately)

Display Accessories								
Part Number	Description							

Optional Variants							
Appearance	Voltage						

1. Basic Specifications


Display Specifications

- 1) Display Mode: Passive Matrix
- 2) Display Color: Monochrome (White)
- 3) Drive Duty: 1/16 Duty

Mechanical Specifications


- 1) Outline Drawing: According to the annexed outline drawing
- 2) Number of Characters: 16 Characters (5×8) \times 2 Lines
- 3) Panel Size: 68.50 × 17.50 × 2.00 (mm)
- 4) Active Area: 56.22 × 11.52 (mm)
- 5) Character Pitch: 3.55×5.95 (mm)
- 6) Character Size: 2.97 × 5.57 (mm)
- 7) Pixel Pitch: 0.60×0.70 (mm)
- 8) Pixel Size: 0.57×0.67 (mm)
- 9) Weight: 4.98 (g)

Active Area / Address Mapping & Character Construction



Addres	Address Mapping															
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Line 1	00h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh
Line 2	40h	41h	42h	43h	44h	45h	46h	47h	48h	49h	4Ah	4Bh	4Ch	4Dh	4Eh	4Fh

Mechanical Drawing



Page 3 of 25

Pin Definition


Pin Number	Symbol	I/0	Function						
Power Suppl	Y								
7	VDD	Ρ	Power Supply for Logic Circuit This is a voltage supply pin which is supplied externally or regulated internally. A capacitor should be connected between this pin and V _{SS} under all circumstances. When internal V _{DD} is disabled, this is a power input pin. It must be connected to V _{DDIO} or external source and always be equal to or lower than V _{DDIO} . (Low Voltage I/O Application) When internal V _{DD} is enabled, it is regulated internally from V _{DDIO} . (<i>5V I/O Application</i>)						
8	VDDIO	Р	Power Supply for Interface Logic Level This is a voltage supply pin. It should match with the MCU interface voltage level and must be connected to external source						
3	VSS	Ρ	Ground of OEL System This is a ground pin. It also acts as a reference for the logic pins, the OEL driving voltages, and the analog circuits. It must be connected to external ground.						
32	VCC	Р	Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It must be connected to external source.						
Driver									
26	IREF	I	Current Reference for Brightness Adjustment This pin is segment current reference pin. A resistor should be connected between this pin and V_{ss} . Set the current at 15µA.						
31	VCOMH	Р	Voltage Output High Level for COM Signal This pin is the input pin for the voltage output high level for COM signals. A capacitor should be connected between this pin and V _{ss} .						
2	VSL	P	Voltage Output Low Level for SEG Signal This is segment voltage reference pin. When external V_{SL} is not used, this pin should be left open. When external V_{SL} is used, this pin should connect with resistor and diode to ground.						
External IC C	Communica	tion							
12	GPIO	1/0	General Purpose Input/Output This pin could be left open individually or have signal inputted/outputted. It is able to use as the external DC/DC converter circuit enabled/disabled control or other applications.						
Configuration	nN • N	ЛA	NUFACTURE • SUPPLY						
4	REGVDD	I	5V I/O Regulator Configuration This is internal V _{DD} regulator selection pin in 5V I/O application mode. When this pin is pulled "Low", internal V _{DD} regulator is disabled. (Low Voltage I/O Application) When this pin is pulled "High", internal V _{DD} regulator is enabled. (<i>5V I/O Application</i>)						
5	SHLC	I	Scanning Direction for COM Signal This pin is used to determine COM output scanning direction. It can still be programmable and defined by fundamental command.						
6	SHLS	I	Mapping Direction for SEG Signal This pin is used to change the mapping between the display data column address and the segment driver. It can still be programmable and defined by fundamental command.						
27 28	ROM0 ROM1	I	Rom Selection Rom Rom Rom Rom Rom Rom following table & Section 4.5: ROM Rom1 ROM Rom1 ROM (Page 19) 0 0 ROM C (Page 20) 1 0 ROM C (Page 21) 0 1 Software Selectable 1 1 It can still be programmable and defined by extended command.						

Pin Definition (Continued)


30 (<i>Interface</i> 9 10 11 14 13 15 0 0 0 0 0 0 0 0 0 0 0 0 0	DPRO DPR1 BS0 BS1 BS2 RES# CS#	ed)	Character ROM/F These pins are use the following table CGROM 240 248 250 256 It can still be prog Communicating F These pins are MC 1 ² C SPI 4-bit 68XX Paral 8-bit 68XX Paral 8-bit 68XX Paral 8-bit 68XX Paral 8-bit 68XX Paral 8-bit 80XX Paral 9-bit 8-bit 8	ed to manag <u>e & Section</u> <u>CGRAM</u> 8 8 6 0 grammable a Protocol Se CU interface Ilel Ilel Ilel Ilel Signal input p select inpue ed low. Control	e the charac 4.6: OPRO 0 1 0 1 and defined election selection inp BSO 0 1 1 0 0 0 1 When the	OPR1 0 1 by extended but. See the BS1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	e following t BS2 0 1 1 1 1 1 1 initialization	able:		
30 (<i>Interface</i> 9 10 11 14 13 15 0 0 0 0 0 0 0 0 0 0 0 0 0	BS0 BS1 BS2 RES#		These pins are use the following table CGROM 240 248 250 256 It can still be prog Communicating F These pins are MC I ² C SPI 4-bit 68XX Paral 4-bit 80XX Paral 8-bit 68XX Paral 8-bit 80XX Paral 8-bit 8-bit	ed to manag <u>e & Section</u> <u>CGRAM</u> 8 8 6 0 grammable a Protocol Se CU interface Ilel Ilel Ilel Ilel Signal input p select inpue ed low. Control	e the charac 4.6: OPRO 0 1 0 1 and defined election selection inp BSO 0 1 1 0 0 0 1 When the	OPR1 0 1 by extended but. See the BS1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	e following t BS2 0 1 1 1 1 1 1 initialization	able:		
30 (<i>Interface</i> 9 10 11 14 13 15 0 0 0 0 0 0 0 0 0 0 0 0 0	BS0 BS1 BS2 RES#		CGROM 240 248 250 256 It can still be prog Communicating F These pins are MC 1 ² C SPI 4-bit 68XX Paral 4-bit 68XX Paral 4-bit 80XX Paral 8-bit 68XX Paral 8-bit 68XX Paral 8-bit 80XX Paral 9-bit 9-bit 80XX Paral 9-bit 9-bit 80XX Paral 9-bit 9-bit 9-bit 80XX Paral 9-bit 9-bit	CGRAM 8 8 6 0 grammable a Protocol Se CU interface Ilel Ilel Ilel Ilel Ilel Ilel Ilel Ilel Dontroller signal input p select inpue ed low. Control	OPR0 0 1 0 1 election selection inp BS0 0 1 1 0 0 0 1 1 0 0 and Driver . When the	0 0 1 by extended by extend	e following t BS2 0 1 1 1 1 1 initialization	n of the chip is		
9 10 11 14 14 13 15 15	BSO BS1 BS2 RES#		248 250 256 It can still be prog Communicating F These pins are MC 1²C SPI 4-bit 68XX Paral 8-bit 68XX Paral 8-bit 68XX Paral 8-bit 80XX Paral 90wer Reset for 0 This pin is reset executed. Chip Select This pin is the chip when CS# is pulle Data / Command 0 This pin is Data/C	8 6 0 grammable a Protocol Se CU interface Ilel Ilel Ilel Ilel Controller signal input p select inpued low. Control	1 0 1 and defined election selection inp BS0 0 1 0 1 0 1 0 and Driver . When the	out. See the BS1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	e following t BS2 0 1 1 1 1 1 initialization	n of the chip is		
9 10 11 14 13 15	BS1 BS2 RES#		256 It can still be prog Communicating F These pins are MC I ² C SPI 4-bit 68XX Paral 4-bit 68XX Paral 8-bit 68XX Paral 8-bit 68XX Paral 8-bit 68XX Paral 8-bit 80XX Paral 9-bit 80XX Paral 8-bit 80XX Paral 9-bit 9-bit 80XX Paral 9-bit 9-bit 80XX Paral 9-bit 9-bit 9-bit 80XX Paral 9-bit 9-bit	0 grammable a Protocol Se CU interface Ilel Ilel Ilel Ilel Controller signal input p select inpued low. Control	1 and defined election selection inp BS0 0 1 1 0 0 and Driver	out. See the BS1 1 0 1 0 1 0 1 2 9 pin is low,	e following t BS2 0 1 1 1 1 1 initialization	n of the chip is		
9 10 11 14 13 15	BS1 BS2 RES#		Communicating F These pins are MC I ² C SPI 4-bit 68XX Paral 4-bit 80XX Paral 8-bit 68XX Paral 8-bit 68XX Paral 8-bit 80XX Paral 8-bit 80XX Paral 8-bit 80XX Paral 7 Chip Select This pin is reset executed. Chip Select This pin is the chip when CS# is pulle Data/Command C	Protocol Se CU interface IIel IIel IIel Controller signal input p select inpued low. Control	election selection inp BS0 0 1 1 1 0 0 and Driver	out. See the BS1 1 0 1 0 1 0 1 2 9 pin is low,	e following t BS2 0 1 1 1 1 1 initialization	n of the chip is		
9 10 11 14 13 15	BS1 BS2 RES#		These pins are MC I ² C SPI 4-bit 68XX Paral 4-bit 80XX Paral 8-bit 68XX Paral 8-bit 80XX Paral 8-bit 80XX Paral 8-bit 80XX Paral 7-bit 80XX Paral 8-bit 80XX Paral 9-bit 80XX Paral	CU interface	selection inp BS0 0 1 1 0 0 and Driver	BS1 1 0 1 0 1 2 9 9 9 1 8 9 9 1 8 9 1 1 9 9 9 1 9 9 9 9	BS2 0 1 1 1 1 1 initialization	n of the chip is		
10 11 14 13 15 15	BS1 BS2 RES#		I ² C SPI 4-bit 68XX Paral 4-bit 80XX Paral 8-bit 68XX Paral 8-bit 80XX Paral 8-bit 80XX Paral Power Reset for 0 This pin is reset executed. Chip Select This pin is the chip when CS# is pulle Data/Command 0 This pin is Data/C	Ilel Ilel Ilel Controller signal input p select inpu ed low. Control	BS0 0 1 1 0 0 and Driver . When the	BS1 1 0 1 0 1 2 9 9 9 1 8 9 9 1 8 9 1 1 9 9 9 1 9 9 9 9	BS2 0 1 1 1 1 1 initialization	n of the chip is		
10 11 14 13 15 15	BS1 BS2 RES#		SPI 4-bit 68XX Paral 4-bit 80XX Paral 8-bit 68XX Paral 8-bit 80XX Paral Power Reset for O This pin is reset executed. Chip Select This pin is the chip when CS# is pulle Data/Command O This pin is Data/C	Ilel Ilel Controller signal input p select inpu ed low. Control	0 0 1 0 0 and Driver . When the	1 0 1 0 1 2 9 9 9 9 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0	0 0 1 1 1 1 1 initialization			
10 11 14 13 15 15	BS1 BS2 RES#		SPI 4-bit 68XX Paral 4-bit 80XX Paral 8-bit 68XX Paral 8-bit 80XX Paral Power Reset for O This pin is reset executed. Chip Select This pin is the chip when CS# is pulle Data/Command O This pin is Data/C	Ilel Ilel Controller signal input p select inpu ed low. Control	0 1 0 0 and Driver	0 0 1 0 1 e pin is low,	0 1 1 1 1 initialization			
11 14 13 15 06510 N	BS2 RES#		4-bit 68XX Paral 4-bit 80XX Paral 8-bit 68XX Paral 8-bit 80XX Paral Power Reset for 0 This pin is reset executed. Chip Select This pin is the chip when CS# is pulle Data/Command 0 This pin is Data/C	Ilel Ilel Controller signal input p select inpu ed low. Control	1 0 0 and Driver	0 1 0 1 e pin is low,	1 1 1 1 initialization			
	RES#		4-bit 80XX Paral 8-bit 68XX Paral 8-bit 80XX Paral Power Reset for 0 This pin is reset executed. Chip Select This pin is the chip when CS# is pulle Data/Command 0 This pin is Data/C	Ilel Ilel Controller signal input p select inpu ed low. Control	1 0 and Driver	1 0 1 e pin is low,	1 1 1 initialization			
		1	8-bit 68XX Paral 8-bit 80XX Paral Power Reset for 0 This pin is reset executed. Chip Select This pin is the chip when CS# is pulle Data/Command 0 This pin is Data/C	Ilel Ilel Controller signal input p select inpu ed low. Control	0 0 and Driver	0 1 e pin is low,	1 1 initialization			
		1	8-bit 80XX Paral Power Reset for 0 This pin is reset secuted. Chip Select This pin is the chip when CS# is pulle Data/Command 0 This pin is Data/C	Ilel Controller signal input p select inpu ed low. Control	0 and Driver	1 e pin is low,	1 initializatior			
			Power Reset for (This pin is reset s executed. Chip Select This pin is the chip when CS# is pulle Data/Command (This pin is Data/C	Controller signal input p select inpu ed low. Control	and Driver	e pin is low,	initializatior			
			This pin is reset s executed. Chip Select This pin is the chip when CS# is pulle Data/Command C This pin is Data/C	signal input p select inpu ed low. Control	. When the					
			executed. Chip Select This pin is the chip when CS# is pulle Data/Command C This pin is Data/C	p select inpued low. Control						
15 DESIGN	CS#		This pin is the chip when CS# is pulle Data/Command This pin is Data/C	ed low.	it. The chip	is enabled f	or MCU com	munication only		
DESIGN	1		Data/Command C	Control				,		
DESIGN 17 E	D/C#		will be transferre interface signals, p When the pin is pu is treated as data. the command reg	ed to the co please refer ulled high ar . When it i	ommand reg to the Timin nd serial inter is pulled low,	gister. For g Characteri rface mode i , the data at	detail relati istics Diagrai s selected, tl SDIN will b	ms. he data at SDIN e transferred to		
DESIGN 17 E			selection.							
17 E	• •	ИA	Read/Write Enab This pin is MC	CU interface	e input.			a 68XX-series		
	/RD#	I	microprocessor, th is initiated when the When connecting signal. Data read	his pin is pu to an 80Χλ	illed high and K-microproce	d the CS# is ssor, this pi	pulled low. n receives t	he Read (RD#)		
			pulled low.	ct or Write	<u> </u>					
16 F	?/W#	I	Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to "High" for read mode and pull it to "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled							
18~25 D	0~D7	1/0	low. Host Data Input/ These pins are microprocessor's of data input SDIN a selected, D2, D1 si and D0 is the seria	8-bit bi-c data bus. and D0 will should be tire	directional of When serial be the seria ed together a	mode is sel I clock input	ected, D1 w SCLK. Wh	vill be the seria nen I ² C mode is		
Reserve										
1, 33 N.C		İ	Reserved Pin (Su The supporting pir			nces from st	resses on th	e function pins		

Block Diagram

1.6.1 Low Voltage I/O Application



R1: $470k\Omega$, R1 = (Voltage at IREF - VSS) / IREF



Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	V _{DD}	-0.3	6	V	1, 2
Supply Voltage for I/O Pins	V _{DDIO}	-0.3	6	V	1, 2
Supply Voltage for Display	V _{cc}	0	15	V	1, 2
Operating Temperature	T _{OP}	-40	85	°C	3
Storage Temperature	T _{STG}	-40	90	°C	3

Lifetime 85cd/m2, 70,000hours(TYP) Note 4.

Note 1: All the above voltages are on the basis of " $V_{SS} = 0V$ ".

- Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.
- Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.

Note 4: $V_{CC} = 12.0V$, $T_a = 25^{\circ}C$, 50% Checkerboard. Software configuration follows Section 4.4 Initialization. End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.



Optics & Electrical Characteristics

Optics Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Brightness	L _{br}	Note 5	100	120	-	cd/m ²
C.I.E. (White)	(x) (y)	C.I.E. 1931	0.25 0.27	0.29 0.31	0.33 0.35	
Dark Room Contrast	CR		-	>10,000:1	-	
Viewing Angle			-	Free	-	degree

* Optical measurement taken at $V_{DDIO} = 2.8V$ or 5.0V, $V_{CC} = 12.0V$. Software configuration follows Section 4.4 Initialization.

DC Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Мах	Unit
Supply Voltage for Logic	V_{DD}	(Low Voltage L/O Application)	2.4	2.8	V _{DDIO}	V
Supply Voltage for I/O Pins	V _{DDIO}	(Low Voltage I/O Application)	2.4	2.8	3.6	V
Supply Voltage for Logic	V _{DD}	(EV. 1/O Application)	-	-	-	V
Supply Voltage for I/O Pins	V _{DDIO}	(5V I/O Application)	4.4	5.0	5.5	V
Supply Voltage for Display	V _{cc}	Note 5	11.5	12.0	12.5	V
High Level Input	VIH	I _{OUT} = 100µA, 3.3MHz	0.8×V _{DDIO}	5	V _{DDIO}	V
Low Level Input	V _{IL}	Ι _{ουτ} = 100μΑ, 3.3MHz	0	-	0.2×V _{DDIO}	V
High Level Output	V _{OH}	Ι _{ουτ} = 100μΑ, 3.3MHz	0.9×V _{DDIO}	-	V _{DDIO}	V
Low Level Output	V _{OL}	Ι _{ουτ} = 100μΑ, 3.3MHz	0	-	0.1×V _{DDIO}	- V
Operating Current for V _{DD}	I _{DD}			_180	300	μA
		Note 6	-	12.0	15.0	mA
Operating Current for $V_{\mbox{\tiny CC}}$	I _{cc}	Note 7	-	18.0	22.1	mA
		Note 8	-	33.0	40.0	mA
Sleep Mode Current for V_{DD}	I _{DD, SLEEP}		-	1	10	μA
Sleep Mode Current for $V_{\mbox{\tiny CC}}$	I _{CC, SLEEP}		-	2	10	μA

Note 5: Brightness (L_{br}) and Supply Voltage for Display (V_{CC}) are subject to the change of the panel characteristics and the customer's request.

Note 6: $V_{DDIO} = 2.8V$ or 5.0V, $V_{CC} = 12.0V$, 30% Display Area Turn on.

Note 7: $V_{DDIO} = 2.8V$ or 5.0V, $V_{CC} = 12.0V$, 50% Display Area Turn on.

Note 8: $V_{DDIO} = 2.8V$ or 5.0V, $V_{CC} = 12.0V$, 100% Display Area Turn on.


* Software configuration follows Section 4.4 Initialization.

AC Characteristics


Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time (Write Cycle)	400	-	ns
t _{AS}	Address Setup Time	13	-	ns
t _{AH}	Address Hold Time	17	-	ns
t _{DSW}	Write Data Setup Time	35	-	ns
t _{DHW}	Write Data Hold Time	18	-	ns
t _{DHR}	Read Data Hold Time	13	-	ns
t _{он}	Output Disable Time	10	90	ns
	Access Time (RAM)		105	
t_{ACC}	Access Time (Command)	-	125	ns
t _{cs}	Chip Select Time	0	-	ns
t _{CH}	Chip Select Hold Time	0	-	ns
	Chip Select Low Pulse Width (Read RAM)	250		
PW_{CSL}	Chip Select Low Pulse Width (Read Command)	250	_	ns
	Chip Select Low Pulse width (Write)	50	- - - 90 125 - - - 15 15	
DW	Chip Select High Pulse Width (Read)	155		
PW_{CSH}	Chip Select High Pulse Width (Write)	55	-	ns
t _R	Rise Time	-	15	ns
t _F	Fall Time	-	15	ns

3.3.1 68XX-Series MPU Parallel Interface Timing Characteristics:

* $(V_{DDIO} - V_{SS} = 2.4V \text{ to } 3.6V / 4.4V \text{ to } 5.5V, T_a = 25^{\circ}\text{C})$



⁽ CS# "Low Pulse Width" > E "High Pulse Width")





(CS# "Low Pulse Width" < E "High Pulse Width")

3.3.2 80XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Мах	Unit
t _{cycle}	Clock Cycle Time (Write Cycle)	400	-	ns
t _{AS}	Address Setup Time	13	-	ns
t _{AH}	Address Hold Time	17	-	ns
t _{DSW}	Write Data Setup Time	35	-	ns
t _{DHW}	Write Data Hold Time	18	-	ns
t _{DHR}	Read Data Hold Time	13	-	ns
t _{OH}	Output Disable Time	10	70	ns
	Access Time (RAM)		105	
t _{ACC}	Access Time (Command)	-	125	ns
t _{cs}	Chip Select Time	0	-	ns
t _{CSH}	Chip Select Hold Time to Read Signal	9	ррі	🗸 ns
t _{CSF}	Chip Select Hold Time	0	-	ns
	Chip Select Low Pulse Width (Read RAM) - t _{PWLR}	250		
PW_{CSL}	Chip Select Low Pulse Width (Read Command) - t_{PWLR}	250	-	ns
	Chip Select Low Pulse width (Write) - t _{PWLW}	he (Command) t Time 0 - t Hold Time to Read Signal 0 - t Hold Time 0 - t Low Pulse Width (Read RAM) - t _{PWLR} 250 t Low Pulse Width (Read Command) - t _{PWLR} 250 t Low Pulse width (Write) - t _{PWLW} 50 t High Pulse Width (Read) - t _{PWHR} 155 -		
	Chip Select High Pulse Width (Read) - t _{PWHR}	155		
PW _{CSH}	Chip Select High Pulse Width (Write) - t _{PWHW}	55	-	ns
t _R	Rise Time	-	15	ns
t _F	Fall Time	-	15	ns

* (V_{DDIO} - V_{SS} = 2.4V to 3.6V / 4.4V to 5.5V, T_a = 25°C)






(Write Timing)

Page 10 of 25

3.3.3 Serial Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t _{cycle}	Serial Clock Cycle Time	1	20	ns
t _{su1}	Chip Select Setup Time	60	-	ns
t _{h1}	Chip Select Hold Time	20	-	ns
t _{su2}	Serial Input Data Setup Time	200	-	ns
t _{h2}	Serial Input Data Hold Time	TBD	-	ns
t _D	Serial Output Data Delay Time	-	TBD	ns
t _{DH}	Serial Output Data Hold Time	10	-	ns
tw	Serial Clock Width (Low, High)	400	-	ns
t _R	Serial Clock Rise Time	_	15	ns
t _F	Serial Clock Fall Time	-	15	ns


* (V_{DDIO} - V_{SS} = 2.4V to 3.6V / 4.4V to 5.5V, T_a = 25°C)



3.3.4 I²C Interface Timing Characteristics:

Symbol		Min	Max	Unit	
t _{cycle}	Clock Cycle Time	2.5	-	μs	
t _{hstart}	Start Condition Hold Time	0.6	-	μs	
	Data Hold Time (for "SDA _{OUT} " Pin)	5			
t _{HD}	Data Hold Time (for "SDA _{IN} " Pin)	300	-	ns	
t _{sD}	t _{SD} Data Setup Time		_	ns	
t _{sstart}	Start Condition Setup Time (Only relevant for a repeated Start condition)		-	μs	
t _{SSTOP}	Stop Condition Setup Time	0.6	-	μs	
t _R	t _R Rise Time for Data and Clock Pin		300	ns	
t _F	t _F Fall Time for Data and Clock Pin		300	ns	
t _{IDLE}	Idle Time before a New Transmission can Start	1.3	-	μs	

* (V_DDIO - V_SS = 2.4V to 3.6V / 4.4V to 5.5V, T_a = 25°C)




Functional Specification

Commands

Refer to the Technical Manual for the SSD1311

Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.



Note 9:


- 1) Since an ESD protection circuit is connected between V_{DD} , V_{DDIO} and V_{CC} inside the driver IC, V_{CC} becomes lower than V_{DD} & V_{DDIO} whenever V_{DD} & V_{DDIO} is ON and V_{CC} is OFF.
- \square 2) V_{cc} should be kept float (disable) when it is OFF. $\square \square \square$
 - 3) Power Pins (V_{DD} , V_{DDIO} , V_{CC}) can never be pulled to ground under any circumstance.
 - 4) V_{DD} & V_{DDIO} should not be power down before V_{CC} power down.

Reset Circuit

When RES# input is low, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 5×8 Character Mode
- 3. Display start position is set at display RAM address 0
- 4. CGRAM address counter is set at 0
- 5. Cursor is OFF
- 6. Blink is OFF
- 7. Contrast control register is set at 7Fh
- 8. OLED command set is disabled

Actual Application Example




(1) This command could be programmable or defined by pin configuration.

(2) This command could be programmable or defined by pin configuration.


% (C) : Write Command% (D) : Write Data

If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

<Power down Sequence>




<Entering Sleep Mode>



Page 14 of 25

Built-in CGROM (Character Generator ROM)




Language: English, Irish, Spanish, Dutch (2), Danish, Norwegian, Swedish, Finnish, Czech (7), Slovene, Hungarian (2), Turkish (1)

The number in the parentheses is showing how many letters might be needed to build and define additionally at CGRAM. The darker background is showing the maximum addresses (00h~07h) those could be allocated by OPR[1:0] setting.

ROM	B (RC	DM[1:	0] =	[0:1])												
b3-0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000				X	ž	ľ		B			i i	8		3	E	
0001						X				I		S		X	B	
0010				i Si		Ŕ					Ë	8		ä	Ë	2
0011				8	E	B		8		2	Ë	ä		Ï		Ï
0100			8	51	g			i.	Ū	X		I	별	Ä	벌	X
0101		볋	ź	3			3	E		2		Ű	H	Ï		
0110			2	ä		8	a	X				Ï		Ë		병
0111				ß	E	1	Ξ	Δ	ž		Ë	Ï	X	X	3	
1000		X	Ø	2		ĝ	I	Ø	5	Ш		Z	5	X	5	3
1001		ß	Ø	E	U	ð	Ħ	Ē	X	Ш		H		Ï	B	Ħ
1010		3	X	B	IJ	6	IJ		2	B	Ħ	ä	Ħ	Ï		X
1011					2		3	8	1	1				Ĩ	H	Ħ
1100				8		22					X					X
1101					Ĩ		ï	B		Š	ž			ŭ	Ħ	Ë
1110				8	1	Ŵ			X		8		Ŭ	B	8	13
1111			Į.	ä			3	H		ģ,	ä		ä	B	d	Ë

Language: English, Irish, Portuguese, Spanish, French (1), Italian, German, Dutch (2), Icelandic, Danish, Norwegian, Swedish, Polish (8), Czech (8), Hungarian (2), Romanian (5), Turkish, Vietnamese (6), Russian (Small Letters) The number in the parentheses is showing how many letters might be needed to build and define additionally at CGRAM. The darker background is showing the maximum addresses (00h~07h) those could be allocated by OPR[1:0] setting.



Language: English, Dutch (2), Japanese, Greek (Small Letters)

The number in the parentheses is showing how many letters might be needed to build and define additionally at CGRAM. The darker background is showing the maximum addresses ($00h \sim 07h$) those could be allocated by OPR[1:0] setting.

Self-Defined CGRAM	(Character	Generator RAM)
--------------------	------------	----------------

63-0	0000	0001	0010	or Self	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110
b7~4	-	-			-	-	-	-	-	-	-		-		-
0000															
0001	٩,٢		法	Щł.				W	٥		13	m	t.		
0001			B				6						69		
								(0)			(7)				
8 Adc	oooo	s Avai	oo10	or Self	-Defin	0101	aracte	o111	1000 PR[1:0] = [0 1001	:1]) 1010	1011	1100	1101	1110
b7~4	0000	0001	0010	0011	0100	0101	0110		1000	1001	1010		1100	1101	1110
0000															R
												1000			10.01
0001	-		20	HH.		W.		W			123	m	64		
0001			B				3						64		P
6 Adc				or Self											
b7~4	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110
0000															R.
							63		h, H						
			200			w.		1.4				100	F 4		-
0001			æ			54		W					25		0
			Reund				Ruma			infizi					
	lress A	vailat	ole for	Self-D	efined	d Char	acters	(OPR	1:0] =	= [1:1])				
b3-0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110
	IN.		177			52		IC4	F						
			άů		10		65		h.H						n
0000															
0000					1000	-	-	-		01000	(PCDD)	1000		FFF	
0000	¥		8			5		W			13	X	挠	Ц	X

Reliability

Contents of Reliability Tests

Item	Conditions	Criteria	
High Temperature Operation	85°C, 240 hrs		
Low Temperature Operation	-40°C, 240 hrs		
High Temperature Storage	90°C, 240 hrs	The operational	
Low Temperature Storage	-40°C, 240 hrs	functions work.	
High Temperature/Humidity Operation	60°C, 90% RH, 240 hrs		
Thermal Shock	$-40^{\circ}C \Leftrightarrow 85^{\circ}C$, 100 cycles 60 mins dwell	-	

* The samples used for the above tests do not include polarizer.

* No moisture condensation is observed during tests.

Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at $23\pm5^{\circ}$ C; $55\pm15^{\circ}$ RH.



Outgoing Quality Control Specifications

Environment Required

Customer's test & measurement are required to be conducted under the following conditions:Temperature: $23 \pm 5^{\circ}$ CHumidity: $55 \pm 15\%$ RHFluorescent Lamp:30WDistance between the Panel & Lamp: ≥ 50 cm

Distance between the Panel & Eyes of the Inspector: \geq 30cm Finger glove (or finger cover) must be worn by the inspector. Inspection table or jig must be anti-electrostatic.

Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E

Criteria & Acceptable Quality Level

Partition	AQL	Definition
Major	0.65	Defects in Pattern Check (Display On)
Minor	1.0	Defects in Cosmetic Check (Display Off)

6.3.1 Cosmetic Check (Display Off) in Non-Active Area

Check Item	Classification	A Y Criteria
		X > 6 mm (Along with Edge) Y > 1 mm (Perpendicular to edge)
ESIGN • MANU	JFACT	
Panel General Chipping	Minor	Y N
		Y X X

6.3.1 Cosmetic Check (Display Off) in Non-Active Area (Continued)


Check Item	Classification	Criteria
Panel Crack	Minor	Any crack is not allowable.
Copper Exposed (Even Pin or Film)	Minor	Not Allowable by Naked Eye Inspection
Film or Trace Damage	Minor	
Terminal Lead Prober Mark		
Glue or Contamination on Pin (Couldn't Be Removed by Alcohol)	Minor	
Ink Marking on Back Side of panel (Exclude on Film)	Acceptable	Ignore for Any

6.3.2 Cosmetic Check (Display Off) in Active Area

Check Item	Classification	Criteria
Any Dirt & Scratch on Polarizer's Protective Film	Acceptable	Ignore for not Affect the Polarizer
Scratches, Fiber, Line-Shape Defect (On Polarizer)	Minor	$W \le 0.1$ Ignore $W > 0.1, L \le 2$ $n \le 1$ $L > 2$ $n = 0$
Dirt, Black Spot, Foreign Material, (On Polarizer)	Minor	$ \begin{split} \Phi &\leq 0.1 & \text{Ignore} \\ 0.1 &< \Phi &\leq 0.25 & n &\leq 1 \\ 0.25 &< \Phi & n &= 0 \end{split} $
Dent, Bubbles, White spot (Any Transparent Spot on Polarizer)	Minor	Φ ≤ 0.5 → Ignore if no Influence on Display 0.5 < Φ n = 0
Fingerprint, Flow Mark (On Polarizer)	Minor	Not Allowable

It is recommended to execute in clear room environment (class 10k) if actual in necessary.

** Definition of W & L & Φ (Unit: mm): Φ = (a + b) / 2



6.3.3 Pattern Check (Display On) in Active Area

Check Item	Classification	Criteria
No Display	Major	
Missing Line	Major	
Pixel Short	Major	
DISF Darker Pixel	Major	
ESIGN • MANU	JFACT	
Wrong Display	Major	
Un-uniform	Major	

Precautions When Using These OEL Display Modules

Handling Precautions


- 1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.

* Scotch Mending Tape No. 810 or an equivalent

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer:

- * Water
- * Ketone
- * Aromatic Solvents
- 6) Hold OEL display module very carefully when placing OEL display module into the system housing. Do not apply excessive stress or pressure to OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the driver IC and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing OEL display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OEL display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
 - * Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

Storage Precautions

1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high

Page 24 of 25

humidity environment or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Midas Displays.)

At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.

2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the V_{IL} and V_{IH} specifications and, at the same time, to make the signal line cable as short as possible.
- We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (V_{DD}). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: SSD1311
 * Connection (contact) to any other potential than the above may lead to rupture of the IC.

Precautions when disposing of the OEL display modules

 Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

DESIGN • MANUFACTURE • SUPPLY

- When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur. Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
 - * Pins and electrodes
 - * Pattern layouts such as the FPC
- 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
 - * Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
 - * Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
- 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.