

Sauls Wharf House Crittens Road Great Yarmouth Norfolk NR31 0AG Telephone +44 (0)1493 602602 Email:sales@midasdisplays.com Email:tech@midasdisplays.com www.midasdisplays.com

MCOT42005AX-EWM	4 x 20	English / European / Japanese / Cyrillic	OLED Module
		Specification	
Version: 1		Date: 22/10/201	2
		Revision	
1 1	18/10/2012	First Issue	

Displa	y Features		
Character Count	4 x 20		
Appearance	White on Black		
Logic Voltage	2.8V		1
Interface	Multi		RoHS
Font Set	English / European / Japanese / Cyrillic		ompliant
Character Height	4.77 mm		omphant
Module Size	84.50 x 27.50 x 2.00 mm		
Operating Temperature	-40°C ~ +80°C	Box Quantity	Weight / Display
Construction	COT		

* - For full design functionality, please use this specification in conjunction with the SSD1311 specification. (Provided Separately)

Displ	Display Accessories								
Part Number	Description								

Optional Variants	Optional Variants						
Appearance	Voltage						
Yellow on Black							
Green on Black							

1. Basic Specifications

Display Specifications

1) Display Mode: Passive Matrix

2) Display Color: Monochrome (White)

3) Drive Duty: 1/32 Duty

Mechanical Specifications


1) Outline Drawing: According to the annexed outline drawing

2) Number of Characters: 20 Characters (5×8) \times 4 Lines 3) Panel Size: $84.50 \times 27.50 \times 2.00$ (mm)

3) Panel Size: 84.30 × 27.30 × 2.00
 4) Active Area: 70.42 × 20.82 (mm)
 5) Character Pitch: 3.55 × 5.35 (mm)
 6) Character Size: 2.97 × 4.77 (mm)
 7) Pixel Pitch: 0.60 × 0.60 (mm)
 8) Pixel Size: 0.57 × 0.57 (mm)


9) Weight: 9.61 (g)

Active Area / Address Mapping & Character Construction



Address Mapping

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Line 1	00h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h
Line 2	20h	21h	22h	23h	24h	25h	26h	27h	28h	29h	2Ah	2Bh	2Ch	2Dh	2Eh	2Fh	30h	31h	32h	33h
Line 3	40h	41h	42h	43h	44h	45h	46h	47h	48h	49h	4Ah	4Bh	4Ch	4Dh	4Eh	4Fh	50h	51h	52h	53h
Line 4	60h	61h	62h	63h	64h	65h	66h	67h	68h	69h	6Ah	6Bh	6Ch	6Dh	6Eh	6Fh	70h	71h	72h	73h



Pin Definition


Pin Number	Symbol	1/0	Function						
Power Suppl	У								
7	VDD	Р	Power Supply for Logic Circuit This is a voltage supply pin which is supplied externally or regulated internally. A capacitor should be connected between this pin and V_{SS} under all circumstances. When internal V_{DD} is disabled, this is a power input pin. It must be connected to V_{DDIO} or external source and always be equal to or lower than V_{DDIO} . (Low Voltage I/O Application) When internal V_{DD} is enabled, it is regulated internally from V_{DDIO} . (5V I/O Application)						
8	VDDIO	Р	Power Supply for Interface Logic Level This is a voltage supply pin. It should match with the MCU interface voltage level and must be connected to external source						
3	VSS	Р	Ground of OEL System This is a ground pin. It also acts as a reference for the logic pins, the OEL driving voltages, and the analog circuits. It must be connected to external ground.						
32	VCC	Р	Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It must be connected to external source.						
Driver									
26	IREF	I	Current Reference for Brightness Adjustment This pin is segment current reference pin. A resistor should be connected between this pin and V_{SS} . Set the current at 15 μ A.						
31	VCOMH	Р	Voltage Output High Level for COM Signal This pin is the input pin for the voltage output high level for COM signals. A capacitor should be connected between this pin and V _{ss} .						
2	VSL	P	$\begin{tabular}{lll} \textbf{Voltage Output Low Level for SEG Signal} \\ \hline \textbf{This is segment voltage reference pin.} \\ \hline \textbf{When external V_{SL} is not used, this pin should be left open.} \\ \hline \textbf{When external V_{SL} is used, this pin should connect with resistor and diode to ground.} \\ \hline \end{tabular}$						
External IC (Communica	tion							
12	GPIO	I/O	General Purpose Input/Output This pin could be left open individually or have signal inputted/outputted. It is able to use as the external DC/DC converter circuit enabled/disabled control or other applications.						
Configuration	n	4A	NUFACTURE • SUPPLY						
4	REGVDD	I	This is internal V _{DD} regulator selection pin in 5V I/O application mode. When this pin is pulled "Low", internal V _{DD} regulator is disabled. (Low Voltage I/O Application) When this pin is pulled "High", internal V _{DD} regulator is enabled. (5V I/O Application)						
5	SHLC	I	Scanning Direction for COM Signal This pin is used to determine COM output scanning direction. It can still be programmable and defined by fundamental command.						
6	SHLS	I	Mapping Direction for SEG Signal This pin is used to change the mapping between the display data column address and the segment driver. It can still be programmable and defined by fundamental command.						
27 28	ROM0 ROM1	I	Built-in Character ROM Selection These pins are used to select the appropriate character ROM. See the following table & Section 4.5: ROM 0 ROM1 ROM A (Page 19) 0 0 ROM B (Page 20) 1 0 ROM C (Page 21) 0 1 Software Selectable 1 1 It can still be programmable and defined by extended command.						

Pin Definition (Continued)

Pin Number	Symbol	1/0			Funct	ion		
Configuration	n (Continue	ed)						
					je the charac	ter number	of character	generator. See
29	OPR0	1	CGROM 240	CGRAM 8	OPR0 0	OPR1 0		
30	OPR1		248	8	1	0		
			250 256	6 0	<u>0</u> 1	1		
Interfece			It can still be p	orogrammable a	and defined	by extended	l command.	
Interface			Communicatin	na Protocol Se	election			
				MCU interface	selection in			table:
9	BS0		I ² C		BS0 0	BS1 1	BS2 0	-
10	BS1	ı	Serial		0	0	0	-
10	BS2	'	4-bit 68XX P	arallel	1	0	1	1
''	۵۵۷		4-bit 80XX P		1	1	1]
			8-bit 68XX P		0	0	1	
			8-bit 80XX P		0	1	1	
1.4	DEC //		Power Reset f				1141 - 11 41 -	
14	RES#	7		et signai input ep this pin pull				n of the chip is
13	CS#		Chip Select This pin is the	chip select inpu				nmunication only
			when CS# is p					
15	D/C#	S -	D7~D0 will be at D7~D0 will In I ² C mode, t When serial in	interpreted as be transferred his pin acts as s terface mode is ationship to M	display data to the comm SAO for slave s selected, th	. When the and register address se is pin must	e pin is pulle r. lection. be connecte	igh, the input at ${\rm ed}$ low, the input ${\rm ed}$ to ${\rm V}_{\rm SS}$. ${\rm to}$ the Timing
DESIG 17	E/RD#	1A 	Read/Write End This pin is microprocesso is initiated who when connect signal. Data pulled low.	mable or Read MCU interface r, this pin will be en this pin is pu ing to an 80XX	e input. e used as the illed high an X-microproce is initiated	e Enable (E) d the CS# is essor, this pi when this p	signal. Read s pulled low. in receives f in is pulled	a 68XX-series I/write operation the Read (RD#) low and CS# is o V _{SS} .
16	R/W#	I	Read/Write So This pin is microprocesso this pin to "Hig When 80XX in Data write ope low.	elect or Write MCU interfact r, this pin will b gh" for read mo terface mode i	e input. De used as R De and pull Dissipation is selected, Ded when this	When inte ead/Write (I it to "Low" f this pin will s pin is pulle	erfacing to R/W#) select or write module be the Writed low and the	a 68XX-series tion input. Pull de. te (WR#) input. he CS# is pulled
18~25	D0~D7	I/O	Host Data Inp These pins microprocesso clock input SCI output SOD. serve as SDA ₀₁	ut/Output Buare 8-bit bi-c r's data bus. .K; D1 will be th	is directional d When serial he serial data de is selected olication and	data bus mode is se i input SID a d, D2, D1 si	to be con lected, D0 v and D2 will b hould be tire	nected to the vill be the serial e the serial clock ed together and
Reserve								
1, 33	N.C. (GND)	-		(Supporting F g pins can redu st be connecte	ce the influe			ne function pins. tection circuit.

Block Diagram

1.6.1 Low Voltage I/O Application



MCU Interface Selection: BS0, BS1 and BS2


Pins connected to MCU interface: CS#, RES#, D/C#, R/W#, E/RD#, and D0~D7 * SHLC, SHLC, ROM0, ROM1, OPR0 and OPR1 should be configured.

 $C1, C3, C5: 0.1 \mu F$ $C2, C4: 4.7 \mu F$ $C6: 10 \mu F$

C7: 4.7µF / 25V Tantalum Capacitor

R1: $470k\Omega$, R1 = (Voltage at IREF - VSS) / IREF

R2: 50Ω, 1/4W D1: ≤1.4V, 0.5W



MCU Interface Selection: BS0, BS1 and BS2

Pins connected to MCU interface: CS#, RES#, D/C#, R/W#, E/RD#, and D0~D7

* SHLC, SHLC, ROM0, ROM1, OPR0 and OPR1 should be configured.

DESIGN • MANUFACTURE • SUPPLY

C1, C4: 0.1µF

C2: 4.7µF

C3: 1µF

C5: 10µF

C6: 4.7µF / 25V Tantalum Capacitor

R1: $470k\Omega$, R1 = (Voltage at IREF - VSS) / IREF

R2: 50Ω , 1/4W

D1: ≤1.4V, 0.5W

Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	V_{DD}	-0.3	6	V	1, 2
Supply Voltage for I/O Pins	$V_{ extsf{DDIO}}$	-0.3	6	V	1, 2
Supply Voltage for Display	V _{CC}	0	15	V	1, 2
Operating Temperature	T _{OP}	-40	85	°C	3
Storage Temperature	T_{STG}	-40	90	°C	3

Lifetime 55cd/m2 , 70,000 hours(TYP) Note 4.

- Note 1: All the above voltages are on the basis of " $V_{SS} = 0V$ ".
- Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.
- Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.
- Note 4: $V_{CC} = 12.0V$, $T_a = 25$ °C, 50% Checkerboard. Software configuration follows Section 4.4 Initialization.

End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

DESIGN • MANUFACTURE • SUPPLY

Optics & Electrical Characteristics

Optics Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Brightness	L_{br}	Note 5	80	100	-	cd/m ²
C.I.E. (White)	(x) (y)	C.I.E. 1931	0.25 0.27	0.29 0.31	0.33 0.35	
Dark Room Contrast	CR		-	>10,000:1	-	
Viewing Angle			-	Free	-	degree

^{*} Optical measurement taken at $V_{DDIO}=2.8V$ or 5.0V, $V_{CC}=12.0V$. Software configuration follows Section 4.4 Initialization.

DC Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage for Logic	V_{DD}	(Low Voltage L/O Application)	2.4	2.8	V_{DDIO}	V
Supply Voltage for I/O Pins	V_{DDIO}	(Low Voltage I/O Application)	2.4	2.8	3.6	V
Supply Voltage for Logic	V_{DD}	(EV. V.O. Application)	-	-	-	V
Supply Voltage for I/O Pins	V_{DDIO}	(5V I/O Application)	4.4	5.0	5.5	V
Supply Voltage for Display	V _{CC}	Note 5	11.5	12.0	12.5	V
High Lev <mark>el Input</mark>	V _{IH}	$I_{OUT} = 100\mu A, 3.3MHz$	$0.8 \times V_{DDIO}$		V_{DDIO}	V
Low Level Input	V _{IL}	$I_{OUT} = 100\mu A$, 3.3MHz	0	-	$0.2 \times V_{DDIO}$	V
High Level Output	V_{OH}	$I_{OUT} = 100 \mu A, 3.3 MHz$	$0.9 \times V_{DDIO}$	-	V_{DDIO}	V
Low Level Output	V_{OL}	$I_{OUT} = 100\mu A, 3.3MHz$	0	<u>-</u>	$0.1 \times V_{DDIO}$	- V
Operating Current for V _{DD}	I _{DD}	ICACTUR		_180	300	μΑ
Design R		Note 6	-	14.1	17.6	mA
Operating Current for V_{CC}	I_{CC}	Note 7	-	22.3	27.9	mA
		Note 8	-	43.3	54.1	mA
Sleep Mode Current for V_{DD}	I _{DD, SLEEP}		-	1	10	μΑ
Sleep Mode Current for V_{CC}	I _{CC, SLEEP}		-	2	10	μΑ

Note 5: Brightness (L_{br}) and Supply Voltage for Display (V_{CC}) are subject to the change of the panel characteristics and the customer's request.

Note 6: $V_{DDIO} = 2.8V$ or 5.0V, $V_{CC} = 12.0V$, 30% Display Area Turn on.

Note 7: $V_{DDIO} = 2.8V$ or 5.0V, $V_{CC} = 12.0V$, 50% Display Area Turn on.

Note 8: $V_{DDIO} = 2.8V$ or 5.0V, $V_{CC} = 12.0V$, 100% Display Area Turn on.

^{*} Software configuration follows Section 4.4 Initialization.


AC Characteristics

3.3.1 68XX-Series MPU Parallel Interface Timing Characteristics:


Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time (Write Cycle)	400	-	ns
t _{AS}	Address Setup Time	13	-	ns
t _{AH}	Address Hold Time	17	-	ns
t _{DSW}	Write Data Setup Time	35	-	ns
t _{DHW}	Write Data Hold Time	18	-	ns
t _{DHR}	Read Data Hold Time	13	-	ns
t _{OH}	Output Disable Time	10	90	ns
+	Access Time (RAM)		105	nc
t _{ACC}	Access Time (Command)	-	125	ns
t _{CS}	Chip Select Time	0	-	ns
t _{CH}	Chip Select Hold Time	0	-	ns
	Chip Select Low Pulse Width (Read RAM)	250		
PW _{CSL}	Chip Select Low Pulse Width (Read Command)	250	-	ns
	Chip Select Low Pulse width (Write)	50		
DVA	Chip Select High Pulse Width (Read)	155		no
PW _{CSH}	Chip Select High Pulse Width (Write)	55	-	ns
t _R	Rise Time	-	15	ns
t _F	Fall Time	-	15	ns

^{* (} V_{DDIO} - V_{SS} = 2.4V to 3.6V / 4.4V to 5.5V, T_a = 25°C)

DESIGN • MANUFACTURE • SUPPLY



(CS# "Low Pulse Width" > E "High Pulse Width")




(CS# "Low Pulse Width" < E "High Pulse Width")

3.3.2 80XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time (Write Cycle)	400	-	ns
t _{AS}	Address Setup Time	13	-	ns
t _{AH}	Address Hold Time	17	-	ns
t_{DSW}	Write Data Setup Time	35	-	ns
t_{DHW}	Write Data Hold Time	18	-	ns
t_{DHR}	Read Data Hold Time	13	-	ns
t _{OH}	Output Disable Time	10	70	ns
+	Access Time (RAM)		125	nc
t _{ACC}	Access Time (Command)	-	125	ns
t _{CS}	Chip Select Time	0	-	ns
t _{CSH}	Chip Select Hold Time to Read Signal	0	-	ns
t_{CSF}	Chip Select Hold Time	0	-	ns
	Chip Select Low Pulse Width (Read RAM) - t _{PWLR}	250		
PW _{CSL}	Chip Select Low Pulse Width (Read Command) - t _{PWLR}	250	-	ns
	Chip Select Low Pulse width (Write) - t _{PWLW}	50		
DW	Chip Select High Pulse Width (Read) - t _{PWHR}	155		nc
PW _{CSH}	Chip Select High Pulse Width (Write) - t _{PWHW}	55	_	ns
t _R	Rise Time	-	15	ns
t _F	Fall Time	-	15	ns


^{*} $(V_{DDIO} - V_{SS} = 2.4V \text{ to } 3.6V / 4.4V \text{ to } 5.5V, T_a = 25^{\circ}C)$



3.3.3 Serial Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t _{cycle}	Serial Clock Cycle Time	1	20	ns
t _{su1}	Chip Select Setup Time	60	-	ns
t _{h1}	Chip Select Hold Time	20	-	ns
t _{su2}	Serial Input Data Setup Time	200	-	ns
t _{h2}	Serial Input Data Hold Time	TBD	-	ns
t_D	Serial Output Data Delay Time	-	TBD	ns
t _{DH}	Serial Output Data Hold Time	10	-	ns
t_W	Serial Clock Width (Low, High)	400	-	ns
t _R	Serial Clock Rise Time	-	15	ns
t _F	Serial Clock Fall Time	-	15	ns


^{* (} V_{DDIO} - V_{SS} = 2.4V to 3.6V / 4.4V to 5.5V, T_a = 25°C)



3.3.4 I^2C Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	2.5	-	μs
t _{HSTART}	Start Condition Hold Time	0.6	-	μs
	Data Hold Time (for "SDA _{OUT} " Pin)	5		
t _{HD}	Data Hold Time (for "SDA _{IN} " Pin)	300	-	ns
t _{SD}	Data Setup Time	100	_	ns
t _{SSTART}	Start Condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	μs
t _{SSTOP}	Stop Condition Setup Time	0.6	-	μs
t_R	Rise Time for Data and Clock Pin		300	ns
t _F	Fall Time for Data and Clock Pin		300	ns
t _{IDLE}	Idle Time before a New Transmission can Start	1.3	_	μs

^{*} $(V_{DDIO} - V_{SS} = 2.4V \text{ to } 3.6V / 4.4V \text{ to } 5.5V, T_a = 25^{\circ}C)$



DESIGN • MANUFACTURE • SUPPLY

Functional Specification

Commands


Refer to the Technical Manual for the SSD1311

Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.




- 1. Power up V_{DD} & V_{DDIO}
- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- 5. Power up V_{CC}
- 6. Delay 100ms (When V_{cc} is stable)
- 7. Send Display on command



4.2.2 Power down Sequence:

- 1. Send Display off command
- 2. Power down V_{CC}
- 3. Delay 100ms (When V_{CC} is reach 0 and panel is completely discharges)
- 4. Power down V_{DD} & V_{DDIO}



Note 9:


- 1) Since an ESD protection circuit is connected between V_{DD} , V_{DDIO} and V_{CC} inside the driver IC, V_{CC} becomes lower than V_{DD} & V_{DDIO} whenever V_{DD} & V_{DDIO} is ON and V_{CC} is OFF.
- 2) V_{CC} should be kept float (disable) when it is OFF.
 - 3) Power Pins $(V_{DD}, V_{DDIO}, V_{CC})$ can never be pulled to ground under any circumstance.
 - 4) V_{DD} & V_{DDIO} should not be power down before V_{CC} power down.

Reset Circuit

When RES# input is low, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 5×8 Character Mode
- 3. Display start position is set at display RAM address 0
- 4. CGRAM address counter is set at 0
- 5. Cursor is OFF
- 6. Blink is OFF
- 7. Contrast control register is set at 7Fh
- 8. OLED command set is disabled

Actual Aplication Example




- (1) This command could be programmable or defined by pin configuration.
- (2) This command could be programmable or defined by pin configuration.


% (C) : Write Command
% (D) : Write Data

If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.


<Power down Sequence>



<Entering Sleep Mode>



<Exiting Sleep Mode>



Built-in CGROM (Character Generator ROM)

Language: English, Irish, Spanish, Dutch (2), Danish, Norwegian, Swedish, Finnish, Czech (7), Slovene, Hungarian (2), Turkish (1)

The number in the parentheses is showing how many letters might be needed to build and define additionally at CGRAM. The darker background is showing the maximum addresses (00h~07h) those could be allocated by OPR[1:0] setting.

ROM	B (RC	DM[1:	0] =	[0:1])												
63-0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000				Z	Z						ŭ			B	置	
0001						K	置					Ħ		I		
0010				<u> </u>		ď					Ħ			Ħ	臣	
0011			Ш	E	E					å	ä	8		Ï		X
0100		Œ			E						Ï		۳	X	별	I
0101		병	Ě							2	ä	ű		Ħ	별	Ħ
0110			8	Z			H		ü			I	1	Ħ		Ħ
0111					E		E	I	ğ		Ë	X	X	Ø	I	
1000		*				Ÿ	I	羹	I	Ш	Ë			X		3
1001		H	Ø			ď	H	E	ĭ			H		I		Ħ
1010				H		9			8		Ħ	×				Ħ
1011					2		B							Ħ	범	Ħ
1100				8		Ø			I	_			Ü	Ħ	Ħ	Ħ
1101					Ĭ		Ï	H			X			X	Ħ	E
1110				8	Z	×	Ï				Ľ			占	Ħ	13
1111			M	H	I			H		ä	ä		H	B	Щ	Ë

Language: English, Irish, Portuguese, Spanish, French (1), Italian, German, Dutch (2), Icelandic, Danish, Norwegian, Swedish, Polish (8), Czech (8), Hungarian (2), Romanian (5), Turkish, Vietnamese (6), Russian (Small Letters)

The number in the parentheses is showing how many letters might be needed to build and define additionally at CGRAM. The darker background is showing the maximum addresses (00h~07h) those could be allocated by OPR[1:0] setting.

3-0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	I	X		Z	Ħ		H	3	B				B	B	臣	
0001	U	L	H	H		K	E	H	Ħ			G			B	
0010	8	Ħ		×		E	3					1	E	Ø	B	
0011			Ш	E	H					Ħ			Ш		Ħ	H
0100	ä				K			Ü	Ë	8	ä					
0101	I	Š.	Ź	Z			8	I	臣	8		Si	W			Ē
0110	Ш	Z	8	Z				X	置	X	Ē	U				
0111		¥		a	E		E	I	Ē	Ħ		ii	Ø		Ĕ	8
1000			Ü	X		8	I	Ø		Ë	1	E		A	Si	
1001			8	ĕ	Ш	ă		E	ä	I				I	H	B
1010		8	H	H		<u> </u>			ä	X				K	ğ	
1011		Ĭ		H	2		8	B	Ш	Ï		W			E	8
1100		Ħ							Ħ	Ž				B	Ĭ	8
1101		Ш			I			B				整	Z		Ž	
1110	K	I		8	ı				뾰	Ħ					3	
1111		77	15	H					8	H	#	Ø	B			

Language: English, Dutch (2), Japanese, Greek (Small Letters)

The number in the parentheses is showing how many letters might be needed to build and define additionally at CGRAM. The darker background is showing the maximum addresses (00h~07h) those could be allocated by OPR[1:0] setting.

Self-Defined CGRAM (Character Generator RAM)

8 Addresses	Available for	Self-Defined	Characters	(OPR[1:0] =	: [0:0])

63-0 67-4	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000																
0001	X		ğ	Ш		E		¥			12		囂		K	

8 Addresses Available for Self-Defined Characters (OPR[1:0] = [0:1])

63~0 67~4	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000															K	E
0001	X		ğ			暨		H			18	I	Ħ	Ш	E	

6 Addresses Available for Self-Defined Characters (OPR[1:0] = [1:0])

63~0 67~4	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000							U								E	K
0001	X		ğ	I		E	H	¥		Ш	超	I	Ħ		K	

0 Address Available for Self-Defined Characters (OPR[1:0] = [1:1])

63~0 67~4	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000			2												K	E
0001	X	Ш	ğ			K	H				Ø	I	Ħ		¥	Ø

Reliability

Contents of Reliability Tests

Item	Conditions	Criteria
High Temperature Operation	85°C, 240 hrs	
Low Temperature Operation	-40°C, 240 hrs	
High Temperature Storage	90°C, 240 hrs	The operational
Low Temperature Storage	-40°C, 240 hrs	functions work.
High Temperature/Humidity Operation	60°C, 90% RH, 240 hrs	
Thermal Shock	-40°C ⇔ 85°C, 100 cycles 60 mins dwell	

^{*} The samples used for the above tests do not include polarizer.

Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.



DESIGN • MANUFACTURE • SUPPLY

^{*} No moisture condensation is observed during tests.

Outgoing Quality Control Specifications

Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature: $23 \pm 5^{\circ}\text{C}$ Humidity: $55 \pm 15\%$ RH

Fluorescent Lamp: 30W Distance between the Panel & Lamp: \geq 50cm Distance between the Panel & Eyes of the Inspector: \geq 30cm Finger glove (or finger cover) must be worn by the inspector.

Inspection table or jig must be anti-electrostatic.

Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E

Criteria & Acceptable Quality Level

Partition	AQL	Definition
Major	0.65	Defects in Pattern Check (Display On)
Minor	1.0	Defects in Cosmetic Check (Display Off)

6.3.1 Cosmetic Check (Display Off) in Non-Active Area

Check Item	Classification	Criteria
		X > 6 mm (Along with Edge) Y > 1 mm (Perpendicular to edge)
ESIGN • MANU	JFACT	JREAL
Panel General Chipping	Minor	

6.3.1 Cosmetic Check (Display Off) in Non-Active Area (Continued)

Check Item	Classification	Criteria
Panel Crack	Minor	Any crack is not allowable.
Copper Exposed (Even Pin or Film)	Minor	Not Allowable by Naked Eye Inspection
Film or Trace Damage	Minor	**************************************
Terminal Lead Prober Mark DESIGN • MAN	Acceptable	
Glue or Contamination on Pin (Couldn't Be Removed by Alcoho	l) Minor	
Ink Marking on Back Side of pand (Exclude on Film)	Acceptable	Ignore for Any

6.3.2 Cosmetic Check (Display Off) in Active Area

It is recommended to execute in clear room environment (class 10k) if actual in necessary.

It is recommended to execute in clear		, ,
Check Item	Classification	Criteria
Any Dirt & Scratch on Polarizer's Protective Film	Acceptable	Ignore for not Affect the Polarizer
Scratches, Fiber, Line-Shape Defect (On Polarizer)	Minor	$W \le 0.1$ Ignore $W > 0.1$ $L \le 2$ $n \le 1$ $L > 2$ $n = 0$
Dirt, Black Spot, Foreign Material, (On Polarizer)	Minor	$\Phi \le 0.1$ Ignore $0.1 < \Phi \le 0.25$ $n \le 1$ $0.25 < \Phi$ $n = 0$
Dent, Bubbles, White spot (Any Transparent Spot on Polarizer)	Minor	$\Phi \le 0.5$ → Ignore if no Influence on Display $0.5 < \Phi$ $n = 0$
Fingerprint, Flow Mark (On Polarizer)	Minor	Not Allowable

- * Protective film should not be tear off when cosmetic check.
- ** Definition of W & L & Φ (Unit: mm): Φ = (a + b) / 2



6.3.3 Pattern Check (Display On) in Active Area

Check Item	Classification	Criteria
No Display	Major	
Missing Line	Major	
Pixel Short	Major	
DISF		
Darker Pixel	Major	
ESIGN • MANU	JEACT	JRE SUPPLY
Wrong Display	Major	
Un-uniform	Major	

Precautions When Using These OEL Display Modules


Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalent

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer:

- * Water
- * Ketone
- * Aromatic Solvents
- 6) Hold OEL display module very carefully when placing OEL display module into the system housing. Do not apply excessive stress or pressure to OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the driver IC and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing OEL display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OEL display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
 - * Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

Storage Precautions

1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high

- humidity environment or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Midas Displays) At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur
- 2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

Designing Precautions

with them.

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- To prevent occurrence of malfunctioning by noise, pay attention to satisfy the V_{II} and V_{IH} specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (V_{DD}). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- The electric potential to be connected to the rear face of the IC chip should be as follows: SSD1311 * Connection (contact) to any other potential than the above may lead to rupture of the IC.

Precautions when disposing of the OEL display modules

Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

- Other Precautions N MANUFACTURE SUPPLY
 - 1) When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.
 - Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
 - 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
 - * Pins and electrodes
 - * Pattern layouts such as the FPC
 - 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
 - * Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
 - * Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
 - 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
 - 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.