

Sauls Wharf House Crittens Road Great Yarmouth Norfolk NR31 0AG Telephone +44 (0)1493 602602 Email:sales@midasdisplays.com Email:tech@midasdisplays.com www.midasdisplays.com

MCOT21605A1V-EWM 2		Euro/Jap/Cyrillic	OLED Module		
		Specification			
Version: 1		Date: 22/09/2017			
		Revision			
1	20/09/2017	First issue			

	Display	Feature	S		
Character Count			2 x 16		
Appearance			White on Black		
Logic Voltage			5V		1
Interface			Multi		ROHS ompliant
Font Set		N	English / European / Cyrillic		omnliant
Character Height			5.57 mm		omphant
Module Size			68.50 x 17.50 x 2.05 mm		
Operating Temperature			-40°C ~ +70°C	Box Quantity	Weight / Display
Construction			COT		

Display Accessories					
Part Number	Description				

Optional Variants				
Appearance	Voltage			

## **General Specification**

The Features is described as follow:

■ Module dimension: 68.5 x 17.5 x 2.05 (max.) mm

View area: 58.22 x 13.52 mmActive area: 56.22 x 11.52 mm

■ Number of dots: 16 Character x 2 Line

Dot size: 0.57 x 0.67 mmDot pitch: 0.60x 0.70 mm

Character size: 2.97 x 5.57 mmCharacter pitch: 3.55 x 5.95 mm

■ Duty: 1/16

■ Panel type: OLED, White

■ IC: SSD1311

DISPLAYS

## **Interface Pin Function**

Pin No.	Symbol	Pin Type	Description				
1	NC	_	No connection				
2	VSL	Р	This is segment voltage (output low level) reference pin. When external VSL is not used, this pin should be left open. When external VSL is used, connect with resistor and diode to ground (details depend on application).				
3	VSS	Р	Ground pin. It must be connected to external ground.				
4	REGVDD	I	Internal VDD regulator selection pin in 5V I/O application mode. When this pin is pulled HIGH, internal VDD regulator is enabled (5V I/O application). When this pin is pulled LOW, internal VDD regulator is disabled (Low voltage I/O application).				
5	SHLC		This pin is used to determine the Common output scanning direction.  COM scan direction  SHLC				
6	PERS	N · N	This pin is used to change the mapping between the display data column address and the Segment driver.  SEG scan direction  SHLS SEG direction  1 SEG0 to SEG99 (Normal)  0 SEG99 to SEG0 (Reverse)  Note  (1) 0 is connected to VSS  (2) 1 is connected to VDDIO				
7	VDD	Р	Power supply for core logic operation. VDD can be supplied externally or regulated internally. In LV IO application (internal VDD is disabled), this is a power input pin. In 5V IO application (internal VDD is enabled), VDD is regulated internally from VDDIO. A capacitor should be connected between VDD and VSS under all circumstances.				
8	VDDIO	Р	Low voltage power supply and power supply for interface logic level in both Low Voltage I/O and 5V I/O application. It should match with the MCU interface voltage level and must be connected to external source.				
9	BS0	I	MCU bus interface selection pins. Select appropriate logic				


10	BS1		setting as described in the following table. BS2, BS1 and BS0
			are pin select. Bus Interface selection
11	BS2		BS[2:0]   Interface
12	GPIO	I/O	It is a GPIO pin. Details refer to OLED command DCh.
13	CS#	I	This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW). In I2C mode, this pin must be connected to VSS.
14	RES#		This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.
			This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data.
15	D/C#	I	When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register.
ı	DESIG	N • N	In I2C mode, this pin acts as SA0 for slave address selection. When serial interface is selected, this pin must be connected to VSS.
16	R/W#(WR#)	I	This pin is read / write control input pin connecting to the MCU interface.  When 6800 interface mode is selected, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected.  When serial or I2C interface is selected, this pin must be connected to VSS.

17	E(RD#)	I	This pin is MCU interface input. When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected. When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I2C interface is selected, this pin must be connected to VSS.					
18	D0							
19	D1		These pins are bi-directional data bus connecting to the MCU					
20	D2		data bus. Unused pins are recommended to tie LOW.					
21	D3		When serial interface mode is selected, D0 will be the serial					
22	D4	I/O	clock input: SCLK; D1 will be the serial data input: SID and D2 will be the serial data output: SOD.					
23	D5		When I2C mode is selected, D2, D1 should be tied together					
24	D6		and serve as SDAout, SDAin in application and D0 is the serial clock input, SCL.					
25	D7							
26	IREF		This pin is the segment output current reference pin. IREF is supplied externally. A resistor should be connected between this pin and VSS to maintain current of around 15uA.					
27	ROM0	N • 1	These pins are used to select Character ROM; select appropriate logic setting as described in the following table. ROM1 and ROM0 are pin select as shown in below table: Character ROM selection  ROM1 ROM0 ROM 0 0 A					
28	ROM1	l	0 I B 1 0 C 1 I S/W selectable (3)  Note (1) 0 is connected to VSS (2) 1 is connected to VDDIO					
29	OPR0		This pin is used to select the character number of character generator.  Character RAM selection  OPRI OPRO CGROM CGRAM  1 1 256 0					
30	OPR1	1	0   1   248   8					

31	VCOMH	Р	COM signal deselected voltage level. A capacitor should be connected between this pin and VSS. No external power supply is allowed to connect to this pin.
32	VCC		Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.
33	NC	_	No connection



# **Counter Drawing & Block Diagram**



## **Absolute Maximum Ratings**

Item	Symbol	Min	Max	Unit	Notes
Supply Voltage For Logic	VDDIO	-0.3	6.0	V	
Operating Temperature	Тор	-40	+70	$^{\circ}\!\mathbb{C}$	
Storage Temperature	Tst	-40	+85	$^{\circ}\!\mathbb{C}$	

Note 1: All the above voltages are on the basis of "VSS = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 5 "Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate


## **Electrical Characteristics**

Item	Symbol	Condition	Min	Тур	Max	Unit
Supply Voltage For Logic	VDDIO	_ _	4.8	5.0	5.3	V
Supply Voltage for Display	VCC		10	12	15	V
Input High Volt.	VIH	_	0.8 VDD	_	_	V
Input Low Volt.	VIL	_	_	_	0.2VDD	V
Output High Volt.	VOH	IOH=-0.5mA	0.9 VDD	_50	Bbr	V
Output Low Volt.	VOL	IOL=0.5mA	_	_	0.1 VDD	V
50% Check Board Operating Current	ICC	VCC=12V	16	18	20	mA

Note: When you use 5V for Vddio please don't use 3V or 3.3V for logic I/O this will cause module does not work.

## **Optical Characteristics**

Item	Symbol	Condition	Min	Тур	Max	Unit
View Angle	(V)θ	_	160	_	_	deg
View Aligie	(Η)φ	_	160	_	_	deg
Contrast Ratio	CR	Dark	2000:1	_	_	_
Response Time	T rise	_	_	10	_	μs
Tresponse Time	T fall	_	_	10	_	μs
Display with 50% check E		80	90	_	cd/m2	
CIEx(White)	(CIE1931)	0.26	0.28	0.30	_	
CIEy(White)	(CIE1931)	0.30	0.32	0.34	_	



ITEM	Conditions	Min	Тур	Remark
Operating Life Time	Ta=25°C / Initial 50% check board brightness Typical Value	20,000 Hrs	-	Note

#### Notes:

- 1. Life time is defined the amount of time when the luminance has decayed to <50% of the initial value.
- 2. This analysis method uses life data obtained under accelerated conditions to extrapolate an estimated probability density function (*pdf*) for the product under normal use conditions.
- 3. Screen saving mode will extend OLED lifetime.

# Reliability

**Content of Reliability Test** 

Environmenta	l Test		
Test Item	Content of Test	Test Condition	Applicable Standard
High Temperature storage	Endurance test applying the high storage temperature for a long time.	85°C 240hrs	
Low Temperature storage	Endurance test applying the low storage temperature for a long time.	-40°C 240hrs	
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	70°C 240hrs	
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-40°C 240hrs	
High Temperature/ Humidity Storage	Endurance test applying the high temperature and high humidity storage for a long time.	60°C,90%RH 240hrs	
High Temperature/ Humidity Operation	Endurance test applying the high temperature and high humidity Operation for a long time.	60°C,90%RH 120hrs	5
Temperature Cycle Mechanical Tes	Endurance test applying the low and high temperature cycle.  -40°C 25°C 80°C  30min 5min 30min 1 cycle	-40°C/80°C 30 cycles	SUPPLY
Vibration test	Endurance test applying the vibration during transportation and using.	Frequency:10~55Hz amplitude:1.5mm Time:0.5hrs/axis Test axis:X,Y,Z	
Others			
Static electricity test	Endurance test applying the electric stress to the terminal.	Air Discharge model ±4kv,10 times	

<sup>\*\*\*</sup> Supply voltage for OLED system =Operating voltage at 25  $^{\circ}\!\mathrm{C}$ 

#### Test and measurement conditions

- 1. All measurements shall not be started until the specimens attain to temperature stability. After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for High Temperature storage, High Temperature/ Humidity Storage, Temperature Cycle

#### **Evaluation criteria**

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within ± 50% of initial value.

#### **APPENDIX:**

#### **RESIDUE IMAGE**

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.



# **Inspection specification**

NO	Item	Criterion				AQL
01	Electrical Testing	defect. 1.2 Missing char 1.3 Display malf 1.4 No function of	racter, dot unction. or no displ sumption e ng angle d ct types.	ay. exceeds product sp		0.65
02	Black or white spots on OLED (display only)	three white or bl	ack spots	on display ≦0.25n present. ore than two spots		2.5
03	OLED black spots, white spots, contamina tion (non-display)	3.1 Round type following drawin Φ=(x+y)/2  → X		SIZE $\Phi \le 0.10$ $0.10 < \Phi \le 0.20$ $0.20 < \Phi \le 0.25$ $0.25 < \Phi$	Acceptable Q TY Accept no dense 2	2.5
	DESI	3.2 Line type : (A	As followin	g drawing)	SUPPL	Y
		4	Length	Width	Acceptable Q TY	
		→ L +	 L≦3.0 L≦2.5	W≤0.02 0.02 <w≤0.03 0.03<w≤0.05 0.05<w< td=""><td>Accept no dense 2 As round type</td><td>2.5</td></w<></w≤0.05 </w≤0.03 	Accept no dense 2 As round type	2.5
04	Polarizer bubbles	If bubbles are vis judge using blace specifications, no to find, must che specify direction	k spot ot easy eck in	Size $\Phi$ $\Phi \le 0.20$ $0.20 < \Phi \le 0.50$ $0.50 < \Phi \le 1.00$ $1.00 < \Phi$ Total Q TY	Acceptable Q TY Accept no dense 3 2 0 3	2.5

NO	Item	Criterion	AQL
05	Scratches	Follow NO.3 OLED black spots, white spots, contamination	

06	Chipped glass	z: Chip thickness Z≤1/2t  1/2t <z≤2t 2="" 6.1.2="" are="" corner="" crack:<="" if="" m="" or="" th="" there="" ⊙=""><th>y: Chip width Not over viewing area Not exceed 1/3k ore chips, x is total le</th><th>x: Chip length x≤1/8a  x≤1/8a  ngth of each chip.</th><th>2.5</th></z≤2t>	y: Chip width Not over viewing area Not exceed 1/3k ore chips, x is total le	x: Chip length x≤1/8a  x≤1/8a  ngth of each chip.	2.5
	DESI	z: Chip thickness Z≦1/2t	y: Chip width  Not over viewing	x: Chip length x≤1/8a	Y

NO	Item	Criterion	AQL
		Symbols: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: OLED side length L: Electrode pad length 6.2 Protrusion over terminal: 6.2.1 Chip on electrode pad:	
		$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	
		6.2.2 Non-conductive portion:	
06	Glass crack	y Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	2.5
		y: Chip width x: Chip length z: Chip	
		$ \begin{array}{ c c c c c c }\hline & & thickness\\ y \le L & x \le 1/8a & 0 < z \le t \end{array} $	
		○If the chipped area touches the ITO terminal, over 2/3 of the ITO	
	DE	must remain and be inspected according to electrode terminal specifications.  ⊙ If the product will be heat sealed by the customer, the alignment mark not be damaged.  6.2.3 Substrate protuberance and internal crack.	Y
		y: width x: length	
		$y \le 1/3L$ $x \le a$	
		у	

NO	Item	Criterion	AQL
07	Cracked glass	The OLED with extensive crack is not acceptable.	2.5
08	Backlight elements	<ul> <li>8.1 Illumination source flickers when lit.</li> <li>8.2 Spots or scratched that appear when lit must be judged. Using OLED spot, lines and contamination standards.</li> <li>8.3 Backlight doesn't light or color wrong.</li> </ul>	0.65 2.5 0.65
09	Bezel	<ul><li>9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination.</li><li>9.2 Bezel must comply with job specifications.</li></ul>	2.5 0.65
10	PCB. COB	<ul> <li>10.1 COB seal may not have pinholes larger than 0.2mm or contamination.</li> <li>10.2 COB seal surface may not have pinholes through to the IC.</li> <li>10.3 The height of the COB should not exceed the height indicated in the assembly diagram.</li> <li>10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places.</li> <li>10.5 No oxidation or contamination PCB terminals.</li> <li>10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts.</li> <li>10.7 The jumper on the PCB should conform to the product characteristic chart.</li> <li>10.8 If solder gets on bezel tab pads, OLED pad, zebra pad or screw hold pad, make sure it is smoothed down.</li> </ul>	2.5 2.5 0.65 2.5 0.65 0.65
11	Soldering	<ul> <li>11.1 No un-melted solder paste may be present on the PCB.</li> <li>11.2 No cold solder joints, missing solder connections, oxidation or icicle.</li> <li>11.3 No residue or solder balls on PCB.</li> <li>11.4 No short circuits in components on PCB.</li> </ul>	2.5 2.5 2.5 0.65

NO	Item	Criterion	AQL
NO 12	General appearance	<ul> <li>Criterion</li> <li>12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP.</li> <li>12.2 No cracks on interface pin (OLB) of TCP.</li> <li>12.3 No contamination, solder residue or solder balls on product.</li> <li>12.4 The IC on the TCP may not be damaged, circuits.</li> <li>12.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it cause the interface pin to sever.</li> <li>12.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color.</li> <li>12.7 Sealant on top of the ITO circuit has not hardened.</li> <li>12.8 Pin type must match type in specification sheet.</li> </ul>	2.5 0.65 2.5 2.5 2.5 2.5 2.5 0.65 0.65
		12.9 OLED pin loose or missing pins. 12.10 Product packaging must the same as specified on	0.65
		packaging specification sheet.  12.11 Product dimension and structure must conform to product specification sheet.	

## DISPLAYS

Check Item	Classification	Criteria	
No Display	Major		
Missing Line	Major		
Pixel Short	Major		
Darker Short	Major		
Wrong Display	• Major UFA		PL
Un-uniform B/A x 100% < 70% A/C x 100% < 70%	Major	A Mormal  B Dark Fixel  C   Light Fixel	

### **Precautions in use of OLED Modules**


- (1) Avoid applying excessive shocks to module or making any alterations or modifications to it.
- (2) Don't make extra holes on the printed circuit board, modify its shape or change the components of OLED display module.
- (3) Don't disassemble the OLED display module.
- (4) Don't operate it above the absolute maximum rating.
- (5) Don't drop, bend or twist OLED display module.
- (6) Soldering: only to the I/O terminals.
- (7) Storage: please storage in anti-static electricity container and clean environment.
- (8) It's pretty common to use "Screen Saver" to extend the lifetime and Don't use fix information for long time in real application.
- (9) Don't use fixed information in OLED panel for long time, that will extend "screen burn" effect time..
- (10) Midas has the right to change the passive components, including R2and R3 adjust resistors. (Resistors, capacitors and other passive components will have different appearance and color caused by the different supplier.)
- (11) Midas have the right to change the PCB Rev. (In order to satisfy the supplying stability, management optimization and the best product performance...etc, under the premise of not affecting the electrical characteristics and external dimensions, Midas have the right to modify the version.)

#### **Handling Precautions**

- (1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- (2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- (3) If pressure is applied to the display surface or its neighborhood of the OLED display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- (4) The polarizer covering the surface of the OLED display module is soft and easily scratched. Please be careful when handling the OLED display module.
- (5) When the surface of the polarizer of the OLED display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
- \* Scotch Mending Tape No. 810 or an equivalent

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent Also, pay attention that the following liquid and solvent may spoil the polarizer:

- \* Water
- \* Ketone
- \* Aromatic Solvents
- (6) Hold OLED display module very carefully when placing OLED display module into the System housing. Do not apply excessive stress or pressure to OLED display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- (7) Do not apply stress to the LSI chips and the surrounding molded sections.
- (8) Do not disassemble nor modify the OLED display module.
- (9) Do not apply input signals while the logic power is off.
- (10) Pay sufficient attention to the working environments when handing OLED display modules to prevent occurrence of element breakage accidents by static electricity.
- \* Be sure to make human body grounding when handling OLED display modules.
- \* Be sure to ground tools to use or assembly such as soldering irons.

- \* To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
- \* Protective film is being applied to the surface of the display panel of the OLED display module. Be careful since static electricity may be generated when exfoliating the protective film.
- (11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OLED display module has been stored surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5.
- (12) If electric current is applied when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

#### **Storage Precautions**

- (1) When storing OLED display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. And, also, avoiding high temperature and high humidity environment or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Midas Displays. At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- (2) If electric current is applied when water drops are adhering to the surface of the OLED display module, when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

#### **Designing Precautions**

- (1) The absolute maximum ratings are the ratings which cannot be exceeded for OLED display module, and if these values are exceeded, panel damage may be happen.
- (2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- (3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- (4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- (5) As for EMI, take necessary measures on the equipment side basically.
- (6) When fastening the OLED display module, fasten the external plastic housing section.
- (7) If power supply to the OLED display module is forcibly shut down by such errors as taking out the main battery while the OLED display panel is in operation, we cannot guarantee the quality of this OLED display module. Connection (contact) to any other potential than the above may lead to rupture of the IC.

