Sauls Wharf House Crittens Road Great Yarmouth Norfolk NR31 0AG Telephone +44 (0)1493 602602 Email:sales@midasdisplays.com Email:tech@midasdisplays.com www.midasdisplays.com

Specification							
Part Number:	MCT024N0TW240320PMLIPS						
Version:	1						
Date:	22/07/2014						
	Revision						
2014.07.22 V1.0	ALL FIRST ISSUE						
	DAS						
DISI	PLAYS						

DESIGN • MANUFACTURE • SUPPLY

Display Size	2.4"
Resolution	240 x 320
VGA Size	QVGA
Orientation	Portrait
Appearance	RGB
Logic Voltage	3.3V
Interface	Parallel
Brightness	450 cd/m ²
Touchscreen	Resistive
Module Size W x H x D	42.72 x 60.26 x 3.3 mm
Operating Temperature	-20°C ~ +70°C
Pin Out	45 – Way



Contents

General Description	4
1.Block Diagram	5
2. Outline dimension	6
3. Input Terminal Pin Assignment	7
4. LCD Optical Characteristics	9
5. Electrical Characteristics	11
6. AC Characteristic	13
7. LCD Module Out-Going Quality Level	
8 Reliability Test Result	28
9.Cautions and Handling Precautions	29
10.Packing	SI30PPLY

General Description

* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silicon TFT as a switching device. This model is composed of a Transmissive type TFT-LCD Panel, driver circuit, backlight unit. The resolution of a 2.4"TFT-LCD contains 240x320 pixels, and can display up to 65K/262K colors.

* Features

- Input Voltage: 3.3V(TYP).

-Display Colors of TFT LCD: 65K/262Kcolors

- Interface: 8/9/16/18-bits MCU interface.


1618-bits RGB interface ,3-line / 4-line serial interface.

General Information	Specification	Unit	Note	
Items	Main Panel	Omt	11010	
Display area(AA)	36. 72(H) *48.96(V) (2. 4inch)	mm	-	
Driver element	TFT active matrix	-	-	
Display colors	65K/262K	colors	-	
Number of pixels	240(RGB)*320	dots	-	
Pixel arrangement	RGB vertical stripe	-	-	
Pixel pitch	0.051 (H) x 0.051 (V)	mm	_	
Viewing angle	MANUSALL TUBE	o'clock	-	
Controller IC	ST7789V		-	
Display mode	Transmissive/ Normally Black	-	-	
Operating temperature	-20~+70	$^{\circ}$	-	
Storage temperature	-30~+80	$^{\circ}$	-	

* Mechanical Information


	Item	Min.	Typ.	Max.	Unit	Note
Modulo	Horizontal(H)		42.72		mm	-
Module size	Vertical(V)		60.26		mm	-
	Depth(D)		3.3		mm	-
	Weight		TBD		g	-

1. Block Diagram



DESIGN • MANUFACTURE • SUPPLY

2. Outline dimension



3. Input terminal Pin Assignment

NO.	SYMBOL	DISCRIPTION	I/O
1	GND	Ground.	Р
2	VCI	Supply voltage(3.3V).	Р
3	VCI	Supply voltage(3.3V).	Р
4	IM2	MPU Parallel interface bus and serial interface select	I
5	IM1	If use RGB Interface must select serial interface.	I
6	IM0	Fix this pin at VCI and GND.	I
7	RESET	This signal will reset the device and must be applied to properly initialize the chip.	I
8	CS	Chip select input pin ("Low" enable). fix this pin at VCI or GND when not in use.	I
9	DC(SPII_SCL)	This pin is used to select "Data or Command" in the parallel interface. When D/CX = '1', data is selected. When D/CX = '0', command is selected. This pin is used serial interface clock in 3-wire 9-bit / 4-wire 8-bit serial data interface. fix this pin at VCI or GND when not in use.	
10	WR(SPI_RS,SDA 2)	The data is applied on the rising edge of the SCL signal. If not used, we have a serial interface. Second Data lane in 2 data lane serial interface. fix this pin at VCI or GND when not in use.	UPPLY
11	RD	Serves as a read signal and MCU read data at the rising edge. fix this pin at VCI or GND when not in use.	I
12	VSYNC	Frame synchronizing signal for RGB interface operation. fix this pin at VCI or GND when not in use.	I
13	HSYNC	Line synchronizing signal for RGB interface operation. fix this pin at VCI or GND when not in use.	I
14	ENABLE	Data enable signal for RGB interface operation. fix this pin at VCI or GND when not in use.	
15	DOTCLK	Dot clock signal for RGB interface operation.	I

		Fix this pin at VCI or GND when not in use.	
16	SDA1	Data lane in 1 data lane serial interface. The data is latched on the rising edge of the SCL signal.	I
17-34	DB0-DB17	18-bit parallel bi-directional data bus for MCU system and RGB interface mode . Fix to GND level when not in use	1/0
35	SDO	SPI interface output pin. -The data is output on the falling edge of the SCL signal. -If not used, let this pin open.	О
36	LEDA	Anode pin of backlight	Р
37	LEDK1	Cathode pin OF backlight	Р
38	LEDK2	Cathode pin OF backlight	Р
39	LEDK3	Cathode pin OF backlight	Р
40	LEDK4	Cathode pin OF backlight	Р
41	XR	Touch panel Right Glass Terminal	A/D
42	YD	Touch panel Bottom Film Terminal	A/D
43	XL	Touch panel LIFT Glass Terminal	A/D
44	YDESIC	Touch panel Top Film Terminal	UPPL ^{A/D}
45	GND	Ground.	Р

4. LCD Optical Characteristics

4.1 Optical specification

Item	Item		Condition	Min.	Тур.	Max.	Unit	Note
Transmittance (with Polarizer)		T (%)		1	4.65	I	%	Measuring with Polarizer , Reference Only
Transmittance (without Polaria		T (%)		-	14.6		%	
Contrast		CR		640	800	-	_	(1)(2)
Response	Rising	T _R		_	16	21		(4)(0)
time	Falling	T _F	⊝=0	_	19	24	msec	(1)(3)
Color gamut	(%)		Normal viewing	_	70	_	%	C-light
	White	W _x	angle	0.290	0.310	0.330	_	
		Wy		0.316	0.336	0.356		
	Red	R _x		0.627	0.647	0.667		
Color chromaticity		R _Y		0.297	0.317	0.337	_	(1)(4)
(CIE1931)	Green	G _x		0.255	0.275	0.295	_	CF glass
<u> </u>		G _Y		0.562	0.582	0.602		
	Blue	B _x		0.120	0.140	0.160	_	
	Dide	B _Y		0.068	0.088	0.108		
	11	ΘL		_	80	_		(4)/4)
Viewie e e e ele	Hor.	Θ _R	OD: 10	1	80	_	_	(1)(4) Measuring with
Viewing angle	\/or	Θυ	CR>10	_	80	_		Polarizer ,
	Ver.	ΘD		_	80	_		Reference Only
Optima View D	irection		Free					(5)

4.2 Measuring Condition


■ Measuring surrounding : dark room

■ Ambient temperature : 25±2oC

■ 15min. warm-up time

4.3 Measuring Equipment


Note (1) Definition of Viewing Angle:




Note (2) Definition of Contrast Ratio(CR): measured at the center point of panel

Note (2) Definition of Contrast Ratio(CR): measured at the center point of panel

Note (3) Definition of Response Time : Sum of $T_{\mbox{\scriptsize R}}$ and $T_{\mbox{\scriptsize F}}$



Note (4) Definition of optical measurement setup



5. Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit
Digital Supply Voltage	VDD	-0.3	4.6	V
Digital interface supple Voltage	VDDIO	-0.3	4.6	V
Operating temperature	T _{OP}	-20	+70	$^{\circ}$ C
Storage temperature	T _{ST}	-30	+80	$^{\circ}$ C


5.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Note
Digital Supply Voltage	VDD	2.6	33	4.2	V	
Digital interface supple Voltage	VDDIO	1.65	1.8	4.2	V	
Normal mode Current consumption	IDD MANL	JEACT	8 URE	SUPF	mA	
Level input voltage	V _{IH}	0.7VDDIO		VDDIO	V	
Level input voitage	VıL	GND		0.3Vddio	V	
I aval autout valta aa	V _{OH}	0.8VDDIO		VDDIO	V	
Level output voltage	V _{OL}	GND		0.2VDDIO	V	

5.3 LED Backlight Characteristics

The back-light system is edge-lighting type with 4 chips White LED

Item	Symbol	Min.	Тур.	Max.	Unit	Note
Forward Current	I _F	60	80		mA	
Forward Voltage	V _F		3.2		V	
LCM Luminance	Lv	450			cd/m2	IF=80mA
Uniformity	AVg	80			%	




BLU CIRCUIT DIAGRAM

DESIGN • MANUFACTURE • SUPPLY


6. AC Characteristic

6.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I system)




Signal	Symbol	Parameter	min	max	Unit	Description
DCX tast		Address setup time	0	•	ns	
		Address hold time (Write/Read)	0	•	ns	
	tchw	CSX "H" pulse width	0	•	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
CSX	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trcsfm	Chip Select setup time (Read FM)	355	•	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	•	ns	
	twc	Write cycle	66	-	ns	
WRX	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	•	ns	
	trcfm	Read Cycle (FM)	450	-	ns	
RDX (FM)	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
	trc	Read cycle (ID)	160	-	ns	
RDX (ID)	trdh	Read Control pulse H duration	90	•	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D(47.01	tdst	Write data setup time	10	-	ns	
D[17:0],	tdht	Write data hold time	10	•	ns	For maximum CL=30pF
D[15:0], D[8:0],	trat	Read access time	-	40	ns	For minimum CL=30PF
D[7:0]	tratfm	Read access time	-	340	ns	To minimum oc=opr
D[7.0]	trod	Read output disable time	20	80	ns	

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, VSS=0V




CSX timings:




Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

Write to read or read to write timings:




Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

6.2 Display Serial Interface Timing Characteristics (3-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
tscyc tshv tshv tskv tscyc tshv tscyc tshr tslr tslr SDA / SDI tsds (Input) tsdr	tscycw	Serial Clock Cycle (Write)	100	-	ns	
	tshw	SCL "H" Pulse Width (Write)	40	-	ns	
	tslw	SCL "L" Pulse Width (Write)	40	-	ns	
SCL	tscycr	Serial Clock Cycle (Read)	150	-	ns	
tshr SCL "H" Pulse Width (Read)	60	-	ns			
	tslr	SCL "L" Pulse Width (Read)	60	-	ns	
SDA / SDI	tsds	Data setup time (Write)	30	-	ns	
SCL "H" Pulse Width (Write)	30	-	ns			
SDA / SDO	tacc	Data hold time (Write) 30 - ns Access time (Read) 10 - ns				
(Output)	toh	Output disable time (Read)	rcle (Write) 100 - Width (Write) 40 - Width (Write) 40 - rcle (Read) 150 - Width (Read) 60 - Width (Read) 60 - Width (Read) 60 - Width (Read) 10 - (Write) 30 - (Write) 10 - time (Read) 10 - Width 40 - Width 40 -	ns		
	tscc	SCL-CSX	20	-	ns	
cev	tchw	CSX "H" Pulse Width	40	-	ns	
000	tcss	CSV SCI Timo	60	-	ns	
	tcsh	CSA-SOL TIME	65	-	ns	

Note: Ta = 25 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V




6.3 Display Serial Interface Timing Characteristics (4-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
cev	tcss	Chip select time (Write) Chip select hold time (Read) Serial clock cycle (Write) SCL "H" pulse width (Write) SCL "L" pulse width (Write) Serial clock cycle (Read) SCL "H" pulse width (Read) SCL "L" pulse width (Read) D/CX setup time	40	-	ns	
CSA	tcsh	Chip select hold time (Read)	40	-	ns	
	twc	Serial clock cycle (Write)	100	-	ns	
	twrh	Chip select time (Write) Chip select hold time (Read) Serial clock cycle (Write) SCL "H" pulse width (Write) SCL "L" pulse width (Write) Serial clock cycle (Read) SCL "H" pulse width (Read) SCL "L" pulse width (Read) D/CX setup time D/CX hold time (Write / Read) Data setup time (Write)	40	-	ns	
801	SX tcss Chip select time (Write) 40 -	40	-	ns		
SCL		-	ns			
CSX tcss Chip select time (Write) tcsh Chip select hold time (Read) twc Serial clock cycle (Write) twrh SCL "H" pulse width (Write) twrl SCL "L" pulse width (Read) trdh SCL "H" pulse width (Read) trdl SCL "L" pulse width (Read) D/CX trdl SCL "L" pulse width (Read) D/CX setup time tah D/CX hold time (Write / Read) SDA / SDI tds Data setup time (Write) (Input) tdh Data hold time (Write) SDA / SDO tacc Access time (Read)	60	-	ns			
	trdl	SCL "L" pulse width (Read)	60	-	ns	
D/OV	tas	D/CX setup time	10	-		
D/CX	tah	D/CX hold time (Write / Read)	10	-		
SDA / SDI	tds	Data setup time (Write)	30	-	ns	
(Input)	tdh	Data hold time (Write)	30	-	ns	
SDA / SDO	tacc	Access time (Read)	10	-	ns	For maximum CL=30pF
(Output)	tod	Output disable time (Read)	10	50	ns	For minimum CL=8pF

Note: Ta = 25 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V




6.4 Parallel RGB Interface Timing Characteristics




Signal	Symbol	Parameter	min	max	Unit	Description
VSYNC /	t _{syncs}	VSYNC/HSYNC setup time	15	-	ns	
HSYNC	tsynch	VSYNC/HSYNC hold time	15	-	ns	
DE	t _{ENS}	DE setup time	15	-	ns	
DE	t _{ENH}	tsyncs VSYNC/HSYNC setup time 15 - ns tsynch VSYNC/HSYNC hold time 15 - ns tens DE setup time 15 - ns tenh DE hold time 15 - ns tpos Data setup time 15 - ns tpoh Data hold time 15 - ns PWDH DOTCLK high-level period 15 - ns PWDL DOTCLK low-level period 15 - ns tcyco DOTCLK cycle time 100 - ns tsyncs VSYNC/HSYNC,VSYNC rise/fall time - 15 ns tsynch VSYNC/HSYNC setup time 15 - ns tsynch VSYNC/HSYNC hold time 15 - ns tenh DE hold time 15 - ns tpos Data hold time 15 - ns tpos Data hold time 15 - ns </td <td></td>				
D[17:0]	HSYNC		15	-	ns	18/16-bit bus RGB
D[17.0]			15	-	ns	interface mode
			15	-	ns	
DOTCLK	PWDL	DOTCLK low-level period	15	-	ns	
DOTOLK	tcycp	DOTCLK cycle time	100	-	ns	
	trger, trger	DOTCLK,HSYNC,VSYNC rise/fall time	-	- ns 18/16-bit bus RGB interface mode - ns 15 - ns 15 ns 15 -		
VSYNC /	tsyncs	VSYNC/HSYNC setup time	15	-	ns	
HSYNC	tsynch	VSYNC/HSYNC hold time	15	-	ns	
DE	t _{ENS}	DE setup time	15	-	ns	
DE	TCLK	15	-	ns		
D(17:01	t _{POS}	Data setup time	15	-	ns	6-bit bus RGB
D[17.0]	t _{PDH}	Data hold time	15	-	ns	interface mode
	PWDH	DOTCLK high-level pulse period	15	-	ns	
DOTCLK	PWDL	DOTCLK low-level pulse period	15	-	ns	
DOTOLK	t _{cycp}	DOTCLK cycle time	100	-	ns	
VSYNC / HSYNC tsynch VSYNC/HSYNC betup time DE tsynch VSYNC/HSYNC hold time DE tens DE setup time tenh DE hold time D[17:0] tpos Data setup time tpoh Data hold time PWDH DOTCLK high-level period PWDL DOTCLK low-level period PWDL DOTCLK cycle time tcyco DOTCLK cycle time VSYNC / tsync, trgtx DOTCLK, HSYNC, VSYNC rise/fall time VSYNC / HSYNC setup time tsynch VSYNC/HSYNC hold time DE tsynch VSYNC/HSYNC hold time DE tens DE setup time tenh DE hold time DE tpoh Data setup time tpoh Data hold time PWDH DOTCLK high-level pulse period PWDL DOTCLK low-level pulse period	-	15	ns			

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V



6.5 Reset Timing Characteristics



Signal	Symbol	mbol Parameter Min		Max	Unit
RESX	tRW	Reset pulse duration	10		uS
	tRT Reset cancel		5 (note 1,5)	mS	
		neset cancer		120 (note 1,6,7)	mS


Note 1: The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NV memory to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.

Note 2: Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below: -

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 10us	Reset
Between 5us and 10us	Reset starts

Note 3: During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In -mode.) And then return to Default condition for Hardware Reset.

Note 4: Spike Rejection also applies during a valid reset pulse as shown below:



Note 5: When Reset applied during Sleep In Mode.

Note 6: When Reset applied during Sleep Out Mode.

Note 7: It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out

7. LCD Module Out-Going Quality Level

7.1 VISUAL & FUNCTION INSPECTION STANDARD

7.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature: 25±5℃

Humidity: $65\% \pm 10\%$ RH


Viewing Angle: Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance:30-50cm



7.1.2 Definition



Zone A: Effective Viewing Area(Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (Zone A+Zone B) which can not be seen after assembly by customer.)

Note:

As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer.

7.1.3 Sampling Plan

According to GB/T 2828-2003; , normal inspection, Class II AQL:

Major defect	Minor defect
0.65	1.5

LCD: Liquid Crystal Display, TP: Touch Panel, LCM: Liquid Crystal Module

No	Items to be	Criteria	Classification of
	inspected		defects
		1) No display, Open or miss line	
1	Functional defects	2) Display abnormally, Short	
'	Functional defects	3) Backlight no lighting, abnormal lighting.	
		4) TP no function	Major
2	Missing	Missing component	
3	Outline dimension	Overall outline dimension beyond the	
3	Outline dimension	drawing is not allowed	
4	Color tone	Color unevenness, refer to limited sample	
5	Soldering	Good soldering , Peeling off is not allowed.	Minor
	appearance		IVIII IOI
6	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.	

7

DESIGN • MANUFACTURE • SUPPLY

.1.4 Criteria (Visual)

Number	Items	Criteria(mm)					
1.0 LCD Crack/Broken	(1) The edge of LCD broken				,		
NOTE:			Χ	Υ	Z		
X: Length Y: Width			≤3.0mm	<pre><inner border="" line="" of="" pre="" seal<="" the=""></inner></pre>	≤Ţ		

Z: Height L: Length of ITO, T: Height of LCD	(2)LCD corner broken	X Y Z ≤3.0mm ≤L ≤T
	(3) LCD crack	Crack Not allowed

Number	Items		Crite	ria (mm)				
2.0	Spot defect	① light dot (LCD/	TP/Polarizer blac	ck/white s	pot , li	ght dot, pi	nhole, dent,	
	†	stain)						
		Zone	Acc	ceptable C	Qty T			
		Size (mm)	А	В		С		
		Ф≤0.10	Ignore					
		0.10<Φ≤0.15	3(distance≧	10mm)		gnore		
	X	0.15<Φ≤0.2	1		'``	911010		
	Φ-(V+V)/2	0.2<Ф	0					
	$\Phi = (X+Y)/2$. \	
		②Dim spot (LCD/1				e, dark spo	ot) T	
		Zone	Ac	cceptable	Qty ——		_	
		Size (mm)	А	В		С	_	
		Ф≤0.1	lgnor	е				
		0.1<Φ≤0.2	2(distance≥10mm)			Ignore		
		0.2<Φ≤0.3				1911010		
		Ф>0.3	0	4 Y				
		③ Polarizer accide			Ob		7	
	DESI	Zone	UFAC I U	cceptable	Qty	PPLY		
		Size (mm) Ф≤0.2	A	В		С		
			Igno					
		0.2<Φ≤0.5 Φ>0.5	2(distance	<u>= 10111111)</u>		Ignore		
	Line defect	Ψ20.5						
	Line defect (LCD/TP			Λος	ceptable	Otv.		
	/Polarizer	Width(mm)	Length(mm)					
	black/white			Α .	В	С		
	line,	Ф≤0.03	Ignore	Igno		- -		
	scratch,	0.03 <w≤0.05< td=""><td>L≤3.0</td><td>N≤2</td><td>2</td><td>Ignore</td><td></td></w≤0.05<>	L≤3.0	N≤2	2	Ignore		
	stain)	0.05 <w≤0.08< td=""><td>L≤2.0</td><td>N≤2</td><td>2</td><td></td><td></td></w≤0.08<>	L≤2.0	N≤2	2			
	ĺ	0.08 <w< td=""><td colspan="4">Define as spot defect</td><td></td></w<>	Define as spot defect					

Items	Criteria (mm)						
Spot defect	1 light dot (LCI)/TD/Polarizor	black/whit	to snot	liah	nt dat ni	nholo dont
Spot defect	stain)	D/11 /1 Olalizel	DIACK/ WITH	e spot	, ligi		miole, dem,
	Zone		Acceptab	le Qty			
\	Size (mm)	А	В		(С	
—	Ф≤0.10	lg	nore				
	0.10<Φ≤0.15	3(distan	3(distance≧10mm)			ore	ore
X	0.15<Φ≤0.2		1		Ignore		
+ ()(,)()(0	0.2<Φ		0				
$\Phi = (X+Y)/2$		PL					
	②Dim spot (LCD	D/TP/Polarizer T				dark sp	ot) 7
	Zone		Accepta				
DESIG	Size (mm)	UFACT	-URE	• 5	UP	PLY	_
	Ф≤0.1		gnore				
	0.1<Φ≤0.2	2(dista	nce≧10mr	n)	Ις	gnore	
	0.2<Φ≤0.3		1				
	Ф>0.3		0				
	③ Polarizer accid	dented spot					
	Zone	Acc	eptable Q	ty			
	Size (mm)	А	В	С			
	Φ≤0.2	Ignor	e				
	0.2<Φ≤0.5	2(distance	≧10mm)	lgno	ore		
	Ф>0.5	0					
l	1						

Line defect										
(LCD/TP	\\\/: = \ /	\			Acc	eptable	e Qty			
/Polarizer black/white			Length(mm)	А		В	С			
line,	Ф≤0.03	3	Ignore	ı	lgno	re				
scratch,	0.03 <w≤0< td=""><td>0.05</td><td>L≤3.0</td><td></td><td>N≤</td><td>2</td><td>Ignore</td><td></td><td></td><td></td></w≤0<>	0.05	L≤3.0		N≤	2	Ignore			
stain)	0.05 <w≤0< td=""><td>0.08</td><td>L≤2.0</td><td></td><td>N≤</td><td>2</td><td></td><td></td><td></td><td></td></w≤0<>	0.08	L≤2.0		N≤	2				
	0.08 <w< td=""><td>/</td><td>Def</td><td>ine as</td><td>spo</td><td>t defec</td><td>t</td><td></td><td></td><td></td></w<>	/	Def	ine as	spo	t defec	t			
Polarizer								- 		
Bubble	7.		Ac	ceptab	ole C	Qty				
	Size (mm)	one _	А	В			С			
	Ф≤0.2		lgnor	е						
	0.2<Φ≤0.		2(distance≥10mm) Ignore							
	0.4<Φ≤0.6 0.6<Φ 0									
	0.0				1					
	According to								defect a	and
	missing part	. are n	najor derect	,the ot	lilei	salei	Tillior der	ect.		
DESIC	IN • M	AN	UFAC	TUF	RE	•	SUPF	PLY		
Т	ΓP bubble/	Size	Φ(mm)	Α	ссе	ptable				
a	accidented		≤0.1	A	0000	В	С			
	spot		≤0.1 Φ≤0.2		nore 2					
					_		- Ignor	e		
		0.2<	Φ≤0.3		1					
			Ф≤0.3 3<Ф		0					

5.0	TP Related	Newton Ring	Newton Ring area>1/3 TP area NG Newton Ring area≤1/3 TP area OK	1規律性
	DESI	TP corner broken X: length Y: width Z: height	X Y X≤3.0mm Y≤3.0mm * ANU FACT Circuitry broken is not allowed.	z <lcp< th=""></lcp<>
		TP edge broken X: length Y: width Z: height	$ \begin{array}{ c c c c c c } \hline X & Y & \\ \hline X \leqslant 6.0 \text{mm} & Y \leqslant 2.0 \text{mm} & \text{t} \\ \hline * & \text{Circuitry broken is} \\ \text{not allowed.} \\ \hline \end{array} $	Z Z <lcd hickness</lcd

Criteria (functional items)

Number	Items	Criteria (mm)		
1	No display	Not allowed		
2	Missing segment	Not allowed		
3	Short	Not allowed		
4	Backlight no lighting	Not allowed		
5	TP no function	Not allowed		



DESIGN • MANUFACTURE • SUPPLY

8. Reliability Test Result

8.1 Condition

Item	Condition	Sample Size	Test Result	Note
Low Temperature Operating Life test	-20°C, 96HR	3ea	pass	-
Thermal Humidity Operating Life test	70℃, 90%RH, 96HR	3ea	pass	-
Temperature Cycle ON/OFF test	-20°C ↔ 70°C, ON/OFF, 20CYC	3ea	pass	(1)
High Temperature Storage test	80°C, 96HR	3ea	pass	-
Low Temperature Storage test	-30°C,96HR	3ea	pass	-
Thermal Shock Resistance	The sample should be allowed to stand the following 5 cycles of operation: TSTL for 30 minutes -> normal temperature for 5 minutes -> TSTH for 30 minutes -> normal temperature for 5 minutes, as one cycle, then taking it out and drying it at normal temperature, and allowing it stand for 24 hours	3ea	pass	
Box Drop Test	Box Drop Test 1 Corner 3 Edges 6 faces, 66cm(MEDIUM BOX)		pass	-

Note (1) ON Time over 10 seconds, OFF Time under 10 seconds

9. Cautions and Handling Precautions

9.1 Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly.
- Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.
- If you have the droplets for a long time, staining and discoloration may occur.
- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
- Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence &6.2 Power Off Sequence

9.2 Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
- It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.
- In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.