

Sauls Wharf House Crittens Road Great Yarmouth Norfolk NR31 0AG Telephone +44 (0)1493 602602 Email:sales@midasdisplays.com Email:tech@midasdisplays.com www.midasdisplays.com

MDT0400GIHC-LVDS	1920 x 1	080 LVDS Interface	TFT Module						
	Specification								
Version: 1		Date: 14/04/202	23						
		Revision							
1	12/04/2023	First issue							

Display F	eatures		
Display Size	4.00"		
Resolution	1920 x 1080		
Orientation	Landscape		
Appearance	RGB		1
Logic Voltage	3.3V		oHS ompliant
Interface	LVDS		$\odot$
Brightness	1000 cd/m <sup>2</sup>		mnliant
Touchscreen	CTP	7.500	mphant
Module Size	104.87 x 72.22 x 4.76 mm		
Operating Temperature	-20°C ~ +70°C		
Pinout	50 way FFC	Box Quantity	Weight / Display
Pitch	0.50mm		

\* - For full design functionality, please use this specification in conjunction with the SC5010 specification.(Provided Separately)

Display Accessories					
Part Number	Description				
MPBV5	50 Way FFC to cable and wires. Driven by any driver board that can be wired to a 1mm pitch SHDR-50V-S-B receptacle.				
MDIB-CC1	The MDIB-CC1 is a interconnect board for standard pitch pinouts to fine pitch wires. Ideal for prototyping of TFT and COG LCDs.				

Optional Variants						
Appearances	Voltage					

## \* Description

This is a color active matrix LTPS LCD using Low Temperature Poly-silicon TFT's (Thin Film Transist ors) as an active switching devices. This module is composed of a Transmissive type LTPS-LCD Pan el, driver circuit, back-light unit. The resolution of a 4.0 "LTPS-LCD contains 1920X1080 pixels, and can display up to 16.7M colors.

#### \* Features

General Information	Specification	Unit	Note
Items	Main Panel	Onit	Note
Display area(AA)	88.5888(H)*49.8312(V) (4.0 inch)	mm	
Driver element	LTPS	-	
Display colors	16.7M	colors	
Number of pixels	1920(RGB)*1080	dots	
Pixel arrangement	RGB vertical stripe	-	
Pixel pitch	0.04614(H)*0.04614(V)	mm	
Viewing angle	ALL	o'clock	
Controller IC	SC5010	-	
LCM Interface	1 or 2 Port LVDS,VESA mode	5	
Display mode	Transmissive /Normally Black	-	
Operating temperature	-20~+70	$^{\circ}\!\mathbb{C}$	
Storage temperature	-30~+80	°C	
Module bonding technology	Use Optical bonding between LCM and CTP	SUPP	LY


#### \*CTP Features

General Information	Specification	Unit	Note	
Items	Main Panel	Oilit	Note	
Resolution	1920(H)*1080(V)	-		
Structure	G+G	-		
Controller IC	ST1633i	-		
Interface	I2C	-		
Slave Adress	0x55	-	Note1	
Touch mode	Five points	-	-	
Logic level	3.3	V		


## \* Mechanical Information

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	-	104.87	-	mm	
Module	Vertical(V)	-	72.22	-	mm	
size	Depth(D)	-	4.76			
Weight		-	66	-	g	

## **Block Diagram**



### **Outline dimension**



# Input terminal Pin Assignment 1. TFT PIN Define

NO	CVMDOL	DICCDIDION	1/0
NO.	SYMBOL	DISCRIPTION	I/O
1	YU(NC)		
2	XL(NC)		
3	YD(NC)		
4	XR(NC)	T	
5	VDD_MTP	Please open this PIN.	
6	VCC	Digital power-3.3v	Р
7	NC		
8	BIST	Built-in self test function:  "H":Enable  "L":Disable	1
9	IFSEL0	Interface select:  "H":2-Port LVDS  "L":1-Port LVDS	1
10	SELB	Data format: "H":8Bit "L":6Bit	I
11	L/R	Horizontal shift direction (source output) selection(NOTE1)	Note1
12	D/ESIC	Vertical shift direction (gate output) selection(NOTE1)	Note1
13	RESET	Reset Pin. Low active.	I
14	STBYB	Standby mode: 'H': Power on (Default) . 'L': Power off.	I
15	GND	Ground.	Р
16	OD0-	Odd LVDS Negative data signal (-)	
17	OD0+	Odd LVDS Positive data signal (+)	1
18	GND	Ground.	Р
19	OD1-	Odd LVDS Negative data signal (-)	
20	OD1+	Odd LVDS Positive data signal (+)	1

21	GND	Ground.	Р
22	OCLK-	Odd LVDS Negative CLK signal (-)	I
23	OCLK+	Odd LVDS Positive CLK signal (+)	
24	GND	Ground.	Р
25	OD2-	Odd LVDS Negative data signal (-)	ı
26	OD2+	Odd LVDS Positive data signal (+)	
27	GND	Ground.	Р
28	OD3-	Odd LVDS Negative data signal (-)	
29	OD3+	Odd LVDS Positive data signal (+)	'
30	GND	Ground.	Р
31	ED0-	EVEN LVDS Negative data signal (-)	
32	ED0+	EVEN LVDS Positive data signal (+)	I
33	GND	Ground.	Р
34	ED1-	EVEN LVDS Negative data signal (-)	
35	ED1+	EVEN LVDS Positive data signal (+)	'
36	GND	Ground.	Р
37	ECLK-	EVEN LVDS Negative CLK signal (-)	ı
38	ECLK+5 C	EVEN LVDS Positive CLK signal (+) SUPPLY	I
39	GND	Ground.	Р
40	ED2-	EVEN LVDS Negative data signal (-)	
41	ED2+	EVEN LVDS Positive data signal (+)	I
42	GND	Ground.	Р
43	ED3-	EVEN LVDS Negative data signal (-)	ı
44	ED3+	EVEN LVDS Positive data signal (+)	I
45	GND	Ground.	Р
46	SPI_CS	Please open this PIN.	
47	SPI_SCL	Please open this PIN.	


48	SPI_SDA	Please open this PIN.	
49	LEDK	Cathode pin of backlight.	Р
50	LEDA	Anode pin of backlight.	Р

Note1: When L/R="1", set left to right scan direction.

When L/R="0", set right to left scan direction.

When U/D="1", set up to down scan direction.

When U/D="0", set down to up scan direction.



#### **DESIGN • MANUFACTURE • SUPPLY**

#### 2. CTP PIN Define

NO.	SYMBOL	DISCRIPTION	I/O
1	GND	Ground	Р
2	NC	No Connection	
3	VDD	Supply voltage	Р
4	SCL	I2C clock input	I
5	SDA	I2C data input and output	I
6	INT	External interrupt to the host	I
7	RST	External Reset, Low is active	I
8	GND	Ground	Р

## **LCD Optical Characteristics**

## 1. Optical specification

Item		Symbol	Condition	Min.	Тур.	Max.	Unit.	Note
Contrast Ratio		CR	Θ=0	900	1200			(1)(2)
Response time	Rising Falling	$T_{R+}T_{F}$	Normal viewing angle		40	45	msec	(1)(3)
Color Gam	nut	S(%)		39	42		%	
		Wx			0.3167			CA-
	White	W <sub>Y</sub>			0.3279			310
		R <sub>X</sub>			0.5573			test
Color Filter	Red	R <sub>Y</sub>		0.04	0.3449	+0.04		
Chromacicity	. N	G <sub>X</sub>		-0.04	0.3567	+0.04		
	Green	G <sub>Y</sub>			0.5249			
		Bx			0.1511			
	Blue	By		A	0.0912			
		ΘL		70	80			(1)(4)
Viewing angle	Hor.	ΘR		70	80			
	S Ver. N	ΘU ΘD	CR>10 ANUFACT	70 URE 70	80 80	PPL	Y	
Option View Di	rection			ALL				

#### **Measuring Condition**


Measuring surrounding : dark room Ambient temperature : 25±2 $^{\circ}$ C

15min. warm-up time.

#### **Measuring Equipment**

FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.


#### Note (1): Definition of Viewing Angle:




Note (2): Definition of Contrast Ratio(CR) :measured at the center point of panel

CR = Luminance with all pixels white

Luminance with all pixels black



Note (4): Definition of optical measurement setup



**DESIGN • MANUFACTURE • SUPPLY** 

#### **Electrical Characteristics**

#### 1. Absolute Maximum Rating

Characteristics	Symbol	Min.	Max.	Unit	Note
Digital Supply Voltage	VCC	-0.3	6.0	V	Note1
Operating temperature	T <sub>OP</sub>	-20	+70	°C	
Storage temperature	T <sub>ST</sub>	-30	+80	°C	

NOTE1: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

#### 2. DC Electrical Characteristics

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Note
Digital Supply Voltage	VCC	3.0	3.3	3.6	V	
Normal mode Current consumption	IDD 1ANL	 IFACT	111 TURE	220 • <b>S</b> U	mA PPLY	,
Level input veltage	V <sub>IH</sub>	0.7* <sub>VCC</sub>		VCC	V	
Level input voltage	VıL	GND		0.3* <sub>VCC</sub>	V	
	V <sub>ОН</sub>	0.8*vcc		VCC	V	
Level output voltage	V <sub>OL</sub>	GND		GND+0.4	V	

#### 3. LED Backlight Characteristics

The back-light system is edge-lighting type with 12 chips LED


Item	Symbol	Min.	Тур.	Max.	Unit	Note
Forward Current	I <sub>F</sub>		40		mA	
Forward Voltage	V <sub>F</sub>	16.2	19.2	20.4	V	
LCM Luminance	LV	950	1000		cd/m2	IF=40mA
LED life time	Hr		50000		Hour	Note1,2
Uniformity	Avg	80			%	Note3

Note1: LED life time (Hr) can be defined as the time in which it continues to operate under the condition:


Ta=25±3 °C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note 2: The "LED life time" is defined as the module brightness decrease to 50% original brightness at

Ta=25°C and IL=40mA. The LED lifetime could be decreased if operating IL is larger than 40mA. The constant current driving method is suggested.



Note (3) Luminance Uniformity of these 9 points is defined as below:




Uniformity =  $\frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$ 


#### **AC Characteristics**

#### 1.LVDS Interface

#### 1.1 1-Port LVDS VESA Data Mapping




#### 1.2 2-Port LVDS VESA Data Mapping



Note 1 : for 6 bit mode, MSB are R/G/B[5] and R/G/B[0] are LSB Note 2 : for 8 bit mode, MSB are R/G/B[7] and R/G/B[0] are LSB

### 2. Timing for LVDS mode




DRAM Access Area by RGB Interface

Please refer to the following table for the setting limitation of RGB interface signals.( Only 2-Port))

	_	_			0 ( ) //	
Parameter	Symbol	Min.	Тур.	Max.		Unit
DCLK frequency	FCLK	1AN	(132)	ETUR	E • SUPP	MHz
Horizontal display area	HDISP		1920			Clock
Horizontal Sync. Width	hpw	1	4			Clock
Horizontal Sync. Back Porch	hbp	1	10	-		Clock
Horizontal Sync. Front Porch	hfp	1	40			Clock
Vertical display area	VDISP		1080			Line
Vertical Sync. Width	vs	2	4			Line
Vertical Sync. Back Porch	vbp	2	10			Line
Vertical Sync. Front Porch	vfp	2	20			Line
Frame-Rate			60			Hz


Note: Typical value are related to the setting frame rate is 60Hz.

#### 3. Hardware Reset Timing



VSSI = VSSRX = VSSP = 0V, VDDI = VDDP= VDDRX = 3.0 ~ 3.3V, Ta = -40 ~ 85°C

no.	0:	Combal	Odistan	Rating		
Item	Signal	Symbol	Condition	Min.	Max.	Unit
Reset time		tr			5	
Reset "L" pulse width		t <sub>RW</sub>		15	-	us
Reset rejection	RSTB	tru	1	-	5	
Reset rejection (for noise spike)	1	trus			10	ns



#### Note:

- For PROM related operation, it takes 50ms at least for PROM Registers to load PROM contents.
   Do not use any PROM related command during this period.
- When the system issues a RSTB low pulse, the reset procedure of IC will start if the low pulse is longer than true specified above. If the low pulse is less than true specified above, the reset procedure of IC will not start.
  If the low pulse is longer than true and less than true, the reset procedure of IC is not guaranteed.

### **CTP Specification**

#### 1. Electrical Characteristics

#### 1.1 Absolute Maximum Rating

Item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	VDD	-0.3	6	V	
Operating temperature	T <sub>OP</sub>	-20	+70	°C	
Storage temperature	T <sub>ST</sub>	-30	+80	$^{\circ}$ C	

<sup>\*</sup>Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the

device. All the ranges are stress ratings only. Functional operation of this device at these or any othe r

conditions above those indicated in the operational sections of this specification is not implied or intended.

Exposed to the absolute maximum rating conditions for extended periods may affect device reliability.

#### 1.2 DC Electrical Characteristics (Ta=25℃)

(Ambient temperature:25°C, VDD=3.3V, VDDIO=1.8V or VDDIO=VDD)

ltem	Min.	Тур.	Max.	Unit	Note
Power Supply Voltage/VDD	2.7	3.3	3.6	V	
Normal mode operating current		16.1	24	mA	
Green mode operating current		8.1	12.2	mA	
Power Down Current			20	uA	
Digital Input low voltage/VIL			0.15*VDD	V	
Digital Input high voltage/VIH	0.85*VDD			V	

#### 2. AC Electrical Characteristics




Table 5-3 I2C Fast Mode Timing Characteristic

Conditions: VDD = 3.3V, GND = 0V, T<sub>A</sub> = 25°C

Symbol	Parameter		Rating			
Symbol	r drumeter	Min.	Тур	Max.	Unit	
f <sub>SCL</sub>	SCL clock frequency	0		400	kHz	
t <sub>LOW</sub>	Low period of the SCL clock	1.3	-	100	us	
thigh	High period of the SCL clock	0.6	Y-1	6.1,6.1.1	us	
t <sub>f</sub>	Signal falling time	2/2	1 2	300	ns	
t,	Signal rising time	20	-	300	ns	
t <sub>SU_STA</sub>	Set up time for a repeated START condition	0.6	-	(0)	us	
thd_sta	Hold time (repeated) START condition.  After this period, the first clock pulse is generated	0.6	4-	lg.	us	
t <sub>SU DAT</sub>	Data set up time	100	10-11	100	ns	
tho_dat	Data hold time	0	-	0.9	US	
tsu sto	Set up time for STOP condition	0.6	-	Tree	us	
t <sub>BUF</sub>	Bus free time between a STOP and START condition	1.3	+	18	us	
Сь	Capacitive load for each bus line		3-5	400	pF	

#### 3. SYSTEM MANAGEMENT


#### 3.1 Power Down

In power down mode, all of the clocks of ST1633i are stopped. The way to exit power down mode is by a

hardware reset or I2C.

#### 3.2 Reset


Master can reset ST1633i through RESET pin. RESET pin is low active and needs hold low for 1us to take effect.



#### 3.3 Power On/Off Sequence

RESET pin should be held low before power on and power off. During power on, after both VDD and IOVDD

reach normal voltage, RESET pin needs to be held low for 5ms to ensure internal block stable. Note: IOVDD and VDD had connected together.



## **LCD Module Out-Going Quality Level**

#### 1. VISUAL & FUNCTION INSPECTION STANDARD

#### 1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature : 25±5℃

Humidity: 65%±10%RH


Viewing Angle: Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance:30-50cm



#### 1.2 Definition



Zone A: Effective Viewing Area(Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (Zone A+Zone B) which can not be seen after assembly by customer

Zone D: IC Bonding Area

Note:As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer

### 1.3 Sampling Plan

According to GB/T 2828-2003 ; , normal inspection, Class  $\, {\rm II} \,$  AQL:

Major defect	Minor defect
0.65	1.5

LCD: Liquid Crystal Display , LCM: Liquid Crystal Module, CTP: Capacitive Touch Panel


No	Items to be inspected	Criteria	Classification of defect s
1	Functional defects	<ol> <li>No display, Open or miss line</li> <li>Display abnormally, Short</li> <li>Backlight no lighting, abnormal lighting.</li> <li>etc</li> </ol>	Major
2	Missing	Missing components and etc	g.:
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed, deformation and etc	
4	Color tone	Color unevenness, refer to limited sample	
5	Spot/Line defect	Light dot,Dim spot,(Note1) Polarizer Air Bubble, Polarizer accidented spot and etc.	Minor
6	Soldering appearance	Good soldering , Peeling off is not allowed and etc.	JPPLY
7	LCD/Polarizer/CTP	Black/White spot/line, scratch, crack, etc.	

**Note1:** a) Light dot: Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern.

b) Dim dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue picture.

## 1.4 Criteria (Visual)

Number	Items	Criteria(mm)
1.0 LCD Crack/Broken NOTE: X: Length Y: Width Z: Height L: Length of IT	(1) The edge of LCD broken	X Y Z
O, T: Height of LCD		≤3.0mm
	(2)LCD corner broken	X         Y         Z           ≤3.0mm         ≤L         ≤T
DESI	GN • MANU  (3) LCD crack	FACTURE • SUPPLY
		Crack Not allowed



3.0	LCD Pixel defect	Pixel bad po	ints	
		Item	Zone A	Acceptable Qt
			Random	N≤2
		Bright dot	2 dots adjacent	N≤0
			3 dots adjacent	N≤0
			Random	N≤2
		Dark dot	2 dots adjacent	N≤0
			3 dots adjacent	N≤0
		Distance	<ol> <li>Minimum Distance Between Bright dots.</li> <li>Minimum Distance Between dark dots</li> <li>Minimum Distance Between dark and bright dot.</li> </ol>	5mm
		Total bright	and dark dot	N≤4
	DESIGN	LCD pane B) Dark dot:	: Dots appear bright and unchanged I is displaying under black pattern. Dots appear dark and unchanged in I is displaying under pure red, green	size in which
		C) 2 dot adja Picture:	acent = 1 pair = 2 dots	
		2 dot adj	acent 2 dot adjacer	nt
		2 dot adjace	nt (vertical) 2 dot adjacen	it (slant)

	Line defect (LCD /Polarizer backlight bla ck/white line, scratch,		Length(m Acceptable Q				tv		
4.0			Width(	(mm)	m)	Α		В	С
	stain)		Ф≤0.	.03	Ignore	Ignore			
	W: width, L: length  N: Count		0.03 <w< td=""><td>/≤0.04</td><td>L≤3.0</td><td colspan="2" rowspan="2">.9</td><td>Ignore</td></w<>	/≤0.04	L≤3.0	.9		Ignore	
			0.04 <w< td=""><td>/≤0.05</td><td>L≤2.0</td><td></td></w<>	/≤0.05	L≤2.0				
			W>0	W>0.05 Define as spot defect					
5.0	Electronic Componen Not allow missing parts, solderless connection, cold solder joint, no smatch, The positive and negative polarity opposite ts SMT.					lder joint, m			
	Display cold	ar Or Driah		Measuring the	e color co	ordinates	, The	measure	ement standa
6.0	tness.	ora Brigh	2. Brightnes	ding to the observed sees. Measuring standard ac	ng the brig	ghtness o	of Whi		n, The meas
7.0			2. Brightnes urement	ss: Measurir standard ac through 5%	ng the brig	ghtness of the data	of Whi	or Sam	n, The meas
	tness.  LCD Mura/V		2. Brightnes urement  Not visible to e if necessary	ss: Measurir standard ac through 5%	ng the brig	ghtness of the data	of Whi	or Sam	n, The meas
	tness.  LCD Mura/V  Hot spot		2. Brightnes urement  Not visible to e if necessary  CTP Cover	ss: Measurir standard ac through 5%	ng the brig	the data	of White asheet ray or	or Sam judge b	n, The meas ples. by limit samp
	tness.  LCD Mura/V  Hot spot	Waving/	2. Brightnes urement  Not visible to e if necessar  CTP Cover sensor ac	ss: Measuring standard actions through 5% ary.	ng the brig	the data	ray or	or Sam	n, The meas ples. by limit samp
	tness.  LCD Mura/V  Hot spot	Waving/	2. Brightnes urement  Not visible to e if necessar  CTP Cover sensor ac cidented	ss: Measuring standard action standard action standard action standard solution standard solution standard action standard solution standard action standard action standard solution standard	ng the brig	the data	of White asheet ray or	or Sam judge b	n, The meas ples. by limit samp
	tness.  LCD Mura/V  Hot spot	Waving/	2. Brightnes urement  Not visible to e if necessar  CTP Cover sensor ac	ss: Measuring standard actions through 5% ary.	ND filter in (0.2)	the data	ray or	or Sam judge b	n, The meas ples. by limit samp

	T 1					
		Width(mm)	Ignore	Acce A	eptable Qty	
	CTP Cover	Ф≤0.03	(mm) Ignore	A	Ignore	
		0.03 <w≤0.04< td=""><td>L≤3.0</td><td></td><td>N≤2</td></w≤0.04<>	L≤3.0		N≤2	
	scratch	0.04 <w≤0.05< td=""><td>L≤2.0</td><td></td><td>N≤1</td></w≤0.05<>	L≤2.0		N≤1	
		0.05 <w< td=""><td></td><td>ne as sp</td><td></td></w<>		ne as sp		
				•		
		Zone		Acceptal	-	
	CTP Cover	Size (mm)		C	,	
	Pinhole/ L	Ф≤0.1		Ignore 3(distance ≥ 6mm) 2(distance ≥ 6mm) 0		
	ack of ink	0.1<Φ≤0.25				
		0.25<Φ≤0.3 Φ>0.3				
		Ψ-0.5				
	CTP Bondi	Size Φ(mm)		Acceptable		
	ng bubble/	A		В		
	accidented	Φ≤0.1	Ignore			
	spot	0.2<Φ≤0.25	0/-	O(distance > Comm)		
		Ф>0.25	2/distance > 6mm \ 0		Emm \	
	D 4 0 D					
DESIGN	Assembly deflection	beyond the edge of	of backlight ≤	≤0.2mm	PLY	
	CTP cover broken	X Y	Z	1	₹ v	
	DIOKEII	X≤0.5mm Y≤0.5mm	Z <cover t<="" td=""><td>X</td><td></td></cover>	X		
	X : length	A < 0. 0 mm 1 < 0. 0 mm	hickness	Z		
	Y : width	* Circuitry broken is	s not allowe			
	Z : height	d.				

СТ	TP cover	Х	Υ	Z	N.C.
	broken	X≤0.3mm	Y≤0.3mm	Z <cover< th=""><th>Z</th></cover<>	Z
X	X : length	: length		thickness	No.
Y	: width	* Circuitry d.	proken is	not allowe	
Z	: height				

#### Criteria (functional items)

Number  1 2 3 4	Items No display Missing segment Short Backlight no lighting	Criteria (mm)  Not allowed  Not allowed  Not allowed  Not allowed
	SPLAY	Y S

**DESIGN • MANUFACTURE • SUPPLY** 

## **Reliability Test Result**

Item	Condition	Inspection after test
High Temperature Operating	70°C,96HR	
Low Temperature Operating	-20°C, 96HR	
High Temperature Storage	80°C, 96HR	luanation often 2. Abaum
Low Temperature Storage	-30℃, 96HR	Inspection after 2~4hours
High Temperature & High		storage at room temperature,
Humidity Operating	+60°C, 90% RH ,96 hours.	the sample shall be free from
Thermal Shock (Non-operation)	-30°C,30 min ↔ +80°C,30 min, Change time:5min 20CYC.	defects:  1.Air bubble in the LCD;  2.Non-display;
ESD test	Air:±8KV, 5times; Contact:±6KV, 5 times;	3.Missing segments/line;  4.Glass crack;  5.Current IDD is twice higher
Vibration (Non-operation)	Frequency range:10~55Hz. Stroke:1.5mm	than initial value.
Box Drop Test	1 Corner 3 Edges 6 faces,80㎝(MEDIUM BOX)	

#### Remark:

- 1. The test samples should be applied to only one test item.
- 2.Sample size for each test item is 5~10pcs.
- 3.For Damp Proof Test, Pure water(Resistance >  $10M\Omega$ ) should be used.
- 4.In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
- 5. Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.
- 6. The color fading mura of polarizing filter should not care.

#### **Cautions and Handling Precautions**

#### 1. Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly.
- Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.
- If you have the droplets for a long time, staining and discoloration may occur.
- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
- Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence &6.2 Power Off Sequence

#### 2. Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
- It is highly recommended to store the module with temperature from 0 to 35 ℃ and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.
- In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.