<span id="page-0-0"></span>

# **[ADL6331](https://www.analog.com/ADL6331)**

# 0.38 GHz to 12 GHz TxVGA

### **FEATURES**

- ► Broadband TxVGA interfacing RF-DAC to beamformer and PA
- ► Operating frequency range: 0.38 GHz to 12 GHz, two product variants
	- ► ADL6331-A: 0.38 GHz to 8.0 GHz
	- ► ADL6331-B: 1.0 GHz to 12.0 GHz
- ► Optimizes common-mode rejection of RF-DAC, even-order harmonics, and intermodulation
- $▶ 50$  Ω differential inputs and 50 Ω single-ended output
- ► Integrated broadband RF output balun
- ► 70 dB of gain control range in 1.0 dB step
- ► RF DSA range: 24.0 dB with 1.0 dB step
- ► Amplifier bypass loss of 12 dB each
- ► Asynchronous toggle between multiple predefined attenuation values and bypass amplifier stages
- ► Power gain at 4 GHz: 15.5 dB (ADL6331-A), 15.8 dB (ADL6331- B)
- ► Noise figure at 4 GHz: 7.5 dB (ADL6331-A), 8.1 dB (ADL6331-B)
- ► OIP3 at 4 GHz: 32.8 dBm (ADL6331-A), 31.8 dBm (ADL6331-B)
- ► OIP2 at 4 GHz: 59.7 dBm (ADL6331-A), 56.2 dBm (ADL6331-B)
- ► OP1dB at 4 GHz: 12.2 dBm (ADL6331-A), 12.3 dBm (ADL6331- B)
- ► Fully programmable through a 3- or 4-wire SPI
- ► Single 3.3 V supply
- ► 24-terminal, 4.0 mm  $\times$  4.0 mm land grid array (LGA)

## **FUNCTIONAL BLOCK DIAGRAM**

### **APPLICATIONS**

- ► Aerospace and defense
- ► Instrumentation and test equipment
- ► Communication systems

### **GENERAL DESCRIPTION**

The ADL6331 transmit variable gain amplifier (TxVGA) provides an interface from RF digital-to-analog converters (RF DACs) to a singled-ended power amplifier (PA) signal chain. Each ADL6331 IC is composed of a balun, two differential RF amplifiers with bypass attenuators, and a digital step attenuator (DSA) to provide suitable transmitter performance in a [24-terminal, 4.0 mm x 4.0 mm LGA](#page-52-0) [package.](#page-52-0)

Serial-port interface (SPI) control is available to configure RF signal paths or to optimize supply current vs. performance.

An integrated RF balun is used to provide a single-ended output over 0.38 GHz to 8.0 GHz (ADL6331-A) or 1.0 GHz to 12.0 GHz (ADL6331-B) with good impedance match.

#### *Table 1. ADL6331 Frequency Ranges*





*Figure 1. Functional Block Diagram*

**Rev. A**

**[DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADL6331.pdf&product=ADL6331&rev=A) [TECHNICAL SUPPORT](http://www.analog.com/en/content/technical_support_page/fca.html)**

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## **TABLE OF CONTENTS**





## **REVISION HISTORY**

### **5/2024—Rev. 0 to Rev. A** [Changes to Features Section.. 1](#page-0-0) [Changes to Table 2..3](#page-2-0) [Changes to Figure 35 Caption to Figure 38 Caption... 15](#page-14-0) [Added ADL6331-B Section and Figure 53 to Figure 92; Renumbered Sequentially..................................... 19](#page-18-0) [Changes to AMP1 and AMP2 Trimming and Tuning Section.. 28](#page-27-0) [Changes to Current Consumption Optimization Section... 35](#page-34-0) [Changes to Figure 96 Caption...35](#page-34-0) [Added Figure 97.. 35](#page-34-0) [Changes to Figure 98 Caption...35](#page-34-0) [Added Figure 99.. 35](#page-34-0) [Changed Common-Mode Voltage Section to AC Coupling Section.. 35](#page-34-0) [Changes to Ordering Guide...53](#page-52-0) [Changes to Evaluation Boards.. 53](#page-52-0)

### **2/2024—Revision 0: Initial Version**

<span id="page-2-0"></span>V33AMP1 voltage (V<sub>33AMP1</sub>) = V33AMP1A voltage (V<sub>33AMP1A</sub>) = V33AMP2 voltage (V<sub>33AMP2</sub>) = V33AMP2A voltage (V<sub>33AMP2A</sub>) = V33FUSE voltage (V $_{33 \rm{FUSE}}$ ) = 3.3V. T<sub>A</sub> = 25°C, fixed gain mode, DSA attenuation = 0 dB, source resistance (R<sub>S</sub>) = 50 Ω differential, and load resistance  $(R<sub>L</sub>)$  = 50 Ω single-ended, unless otherwise noted.

#### *Table 2. Specifications*



### *Table 2. Specifications (Continued)*



## *Table 2. Specifications (Continued)*



## *Table 2. Specifications (Continued)*



#### <span id="page-6-0"></span>*Table 2. Specifications (Continued)*



<sup>1</sup> The full fixed gain mode is configured with the fixed gain configurations in AMP1 and AMP2, and DSA = 0 dB with the factory optimized parameters.

<sup>2</sup> The bypass attenuation mode is configured with the bypass settings in AMP1 or AMP2, and DSA = 0 dB with the factory optimized parameters. Bypassing an amplifier with the attenuation mode reduces the total current typically by 230 mA per amplifier.

<sup>3</sup> OIP2L refers to the two tone difference frequency, OIP2H refers to the two tone summation frequency.

<sup>4</sup> IIP2L refers to the two tone difference frequency, IIP2H refers to the two tone summation frequency.

<sup>5</sup> Exceeds the absolute maximum rating.

<sup>6</sup> Not applicable. For ADL6331-A, an input signal frequency ≥ 4 GHz makes OIP2H/IIP2H beyond the operating frequency range.

<sup>7</sup> Not applicable. For ADL6331-B, an input signal frequency ≥ 6 GHz makes OIP2H/IIP2H beyond the operating frequency range.

## **DIGITAL LOGIC TIMING**

Load capacitance  $(C_{\text{LOAD}})$  = 25 pF.

#### *Table 3. SPI Timing Specifications*



#### <span id="page-7-0"></span>*Table 3. SPI Timing Specifications (Continued)*



## **SPI Timing Diagrams**



*Figure 5. Timing Diagram for SPI Register Read (3-Wire SPI Mode, SDIO Pin Is Bidirectional Mode, Input (Write) and Output (Read))*

# <span id="page-8-0"></span>**ABSOLUTE MAXIMUM RATINGS**

### *Table 4. Absolute Maximum Ratings*



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## **THERMAL RESISTANCE**

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 $\theta_{\text{JC}}$  is the conduction thermal resistance from junction to case where the case temperature is measured at the bottom of the package.

The thermal resistance value specified in Table 5 is simulated based on JEDEC specifications (unless specified otherwise) and must be used in compliance with JESD51-12.

#### *Table 5. Thermal Resistance*



## **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device**. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-9-0"></span>**PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



*Figure 6. Pin Configuration*

#### *Table 6. Pin Function Descriptions*



<span id="page-10-0"></span> $V_{33AMP1}$  =  $V_{33AMP1A}$  =  $V_{33AMP2}$  =  $V_{33AMP2A}$  =  $V_{33FUSE}$  = 3.3 V, and  $T_A$  = 25°C, unless otherwise noted.



*Figure 7. ENP Enable Response at Fixed Gain Mode, Minimum DSA Attenuation*



*Figure 8. Gain Settling Time at Fixed Gain Mode, DSA from 24.0 dB to 0.0 dB*



*Figure 9. Gain Settling Time at Fixed Gain Mode, DSA from 0.0 dB to 24.0 dB*



*Figure 10. Gain Settling Time from Minimum Gain (AMP1/AMP2 Bypass and DSA = 24.0 dB) to Maximum Gain (No AMP Bypass and DSA = 0.0 dB)*



*Figure 11. Gain Settling Time from Maximum Gain (NO AMP Bypass and DSA = 0.0 dB) to Minimum Gain (AMP1/AMP2 Bypass and DSA = 24.0 dB)*

### <span id="page-11-0"></span>**ADL6331-A**

V $_{\rm 33AMP1}$  = V $_{\rm 33AMP1A}$  = V $_{\rm 33AMP2}$  = V $_{\rm 33AWP2A}$  = V $_{\rm 33FUSE}$  = 3.3 V, T $_{\rm A}$  = 25˚C, fixed gain mode, DSA attenuation = 0 dB, R $_{\rm S}$  = 50 Ω differential, and  $R_{L}$  = 50  $\Omega$  single-ended, unless otherwise noted.



*Figure 13. Gain vs. Frequency, 1.0 dB DSA Steps, AMP2 Bypass*



*Figure 14. Gain vs. Frequency, 1.0 dB DSA Steps, AMP1 Bypass*



*Figure 15. Gain vs. Frequency, 1.0 dB DSA Steps, AMP1 and AMP2 Bypass*



*Figure 16. Gain vs. Frequency for Various Supplies*



*Figure 17. Gain vs. Frequency for Various Temperatures*



*Figure 18. Gain vs. 1.0 dB DSA Steps for Various Frequencies, AMP2 Bypass*



*Figure 19. Gain vs. 1.0 dB DSA Steps for Various Frequencies, AMP1 Bypass*



*Figure 20. Attenuation vs. DSA for Various Frequencies*



*Figure 21. OP1dB vs. Frequency for Various Supplies*



*Figure 22. OP1dB vs. Frequency for Various Temperatures*



*Figure 23. OP1dB vs. 1.0 dB DSA Steps for Various Frequencies*



*Figure 24. OIP3 vs. Frequency at Various DSA Values*



*Figure 25. OIP3 vs. Frequency at Various DSA Values, AMP1 bypass*



*Figure 26. OIP3 vs. Frequency for Various Temperatures*



*Figure 27. OIP3 vs. Input Power Per Tone for Various Temperatures at 600 MHz, 2000 MHz and 8000 MHz*



*Figure 28. OIP2L vs. Frequency for Various Temperatures*



*Figure 29. OIP2H vs. Frequency for Various Temperatures, Tone Spacing Equals to 1010 MHz*

<span id="page-14-0"></span>

*Figure 30. OIP2L vs. Frequency at Various DSA Values*



*Figure 31. OIP2H vs. Frequency at Various DSA Values, Tone Spacing Equals to 1010 MHz*



*Figure 32. OIP2L vs. Frequency at Various DSA Values, AMP1 Bypass*



*Figure 33. OIP2H vs. Frequency at Various DSA Values, AMP1 Bypass, Tone Spacing Equals to 1010 MHz*



*Figure 34. OIP2L vs. Input Power per Tone for Various Temperatures at 600 MHz, 2000 MHz and 8000 MHz*



*Figure 35. Third Harmonic Distortion (HD3) vs. Frequency for Various Supplies, Output Power Equals to −7 dBm*



*Figure 36. HD3 vs. Frequency for Various Temperatures, Output Power Equals to −7 dBm*



*Figure 37. Second Harmonic Distortion (HD2) vs. Frequency for Various Supplies, Output Power Equals to −7 dBm*



*Figure 38. HD2 vs. Frequency for Various Temperatures, Output Power Equals to −7 dBm*



*Figure 39. Noise Figure vs. Frequency at Various DSA Values*



*Figure 40. Noise Figure vs. 1.0 dB DSA Steps for Various Frequencies*



*Figure 41. Noise Figure vs. Frequency for Various Temperatures*



*Figure 42. Noise Figure vs. Frequency for Various Bypass Modes*



*Figure 43. Gain, Noise Figure, OIP2L, OIP2H, OIP3, OP1dB vs. DSA Sweep, Frequency = 380 MHz*



*Figure 44. Gain, Noise Figure, OIP2L, OIP2H, OIP3, OP1dB vs. DSA Sweep, Frequency = 400 MHz*



*Figure 45. Gain, Noise Figure, OIP2L, OIP2H, OIP3, OP1dB vs. DSA Sweep, Frequency = 600 MHz*



*Figure 46. Gain, Noise Figure, OIP2L, OIP2H, OIP3, OP1dB vs. DSA Sweep, Frequency = 1000 MHz*



*Figure 47. Gain, Noise Figure, OIP2L, OIP2H, OIP3, OP1dB vs. DSA Sweep, Frequency = 2000 MHz*



*Figure 48. Gain, Noise Figure, OIP2L, OIP2H, OIP3, OP1dB vs. DSA Sweep, Frequency = 4000 MHz*



*Figure 49. Gain, Noise Figure, OIP2L, OIP2H, OIP3, OP1dB vs. DSA Sweep, Frequency = 8000 MHz*



*Figure 50. DSA Gain Step Error*



*Figure 51. Return Loss of Differential RF Input S11 at 50 Ω Match*



*Figure 52. Return Loss of Single-Ended RF Output S22 at 50 Ω Match*

### <span id="page-18-0"></span>**ADL6331-B**

V $_{\rm 33AMP1}$  = V $_{\rm 33AMP1A}$  = V $_{\rm 33AMP2}$  = V $_{\rm 33AWP2A}$  = V $_{\rm 33FUSE}$  = 3.3 V, T $_{\rm A}$  = 25˚C, fixed gain mode, DSA attenuation = 0 dB, R $_{\rm S}$  = 50 Ω differential, and  $R_L$  = 50 Ω single-ended, unless otherwise noted. Refer to [AMP1 and AMP2 Trimming and Tuning](#page-27-0) for OIP3 optimization.



*Figure 53. Gain vs. Frequency, 1.0 dB DSA Steps*



*Figure 54. Gain vs. Frequency, 1.0 dB DSA Steps, AMP2 Bypass*



*Figure 55. Gain vs. Frequency, 1.0 dB DSA Steps, AMP1 Bypass*



*Figure 56. Gain vs. Frequency, 1.0 dB DSA Steps, AMP1 and AMP2 Bypass*



*Figure 57. Gain vs. Frequency for Various Supplies*



*Figure 58. Gain vs. Frequency for Various Temperatures*



*Figure 59. Gain vs. 1.0 dB DSA Steps for Various Frequencies, AMP2 Bypass*



*Figure 60. Gain vs. 1.0 dB DSA Steps for Various Frequencies, AMP1 Bypass*



*Figure 61. Attenuation vs. DSA for Various Frequencies*



*Figure 62. OP1dB vs. Frequency for Various Supplies*



*Figure 63. OP1dB vs. Frequency for Various Temperatures*



*Figure 64. OP1dB vs. 1.0 dB DSA Steps for Various Frequencies*



*Figure 65. OIP3 vs. Frequency at Various DSA Values*



*Figure 66. OIP3 vs. Frequency at Various DSA Values, AMP1 Bypass*



*Figure 67. OIP3 vs. Frequency for Various Temperatures*



*Figure 68. OIP3 vs. Input Power Per Tone for Various Temperatures at 2000 MHz, 8000 MHz, and 12000 MHz*



*Figure 69. OIP2L vs. Frequency for Various Temperatures*



*Figure 70. OIP2H vs. Frequency for Various Temperatures, Tone Spacing Equals to 1010 MHz*



*Figure 71. OIP2L vs. Frequency at Various DSA Values*



*Figure 72. OIP2H vs. Frequency at Various DSA Values, Tone Spacing Equals to 1010 MHz*



*Figure 73. OIP2L vs. Frequency at Various DSA Values, AMP1 Bypass*



*Figure 74. OIP2H vs. Frequency at Various DSA Values, AMP1 Bypass, Tone Spacing Equals to 1010 MHz*



*Figure 75. OIP2L vs. Input Power per Tone for Various Temperatures at 2000 MHz, 8000 MHz, and 12000 MHz*



*Figure 76. Third Harmonic Distortion (HD3) vs. Frequency for Various Supplies, Output Power Equals to −7 dBm*



*Figure 77. HD3 vs. Frequency for Various Temperatures, Output Power Equals to −7 dBm*



*Figure 78. Second Harmonic Distortion (HD2) vs. Frequency for Various Supplies, Output Power Equals to −7 dBm*



*Figure 79. HD2 vs. Frequency for Various Temperatures, Output Power Equals to −7 dBm*



*Figure 80. Noise Figure vs. Frequency at Various DSA Values*



*Figure 81. Noise Figure vs. 1.0 dB DSA Steps for Various Frequencies*



*Figure 82. Noise Figure vs. Frequency for Various Temperatures*



*Figure 83. Noise Figure vs. Frequency for Various Bypass Modes*



*Figure 84. Gain, Noise Figure, OIP2L, OIP2H, OIP3, OP1dB vs. DSA Sweep, Frequency = 800 MHz*



*Figure 85. Gain, Noise Figure, OIP2L, OIP2H, OIP3, OP1dB vs. DSA Sweep, Frequency = 1000 MHz*



*Figure 86. Gain, Noise Figure, OIP2L, OIP2H, OIP3, OP1dB vs. DSA Sweep, Frequency = 2000 MHz*



*Figure 87. Gain, Noise Figure, OIP2L, OIP2H, OIP3, OP1dB vs. DSA Sweep, Frequency = 4000 MHz*



*Figure 88. Gain, Noise Figure, OIP2L, OIP2H, OIP3, OP1dB vs. DSA Sweep, Frequency = 8000 MHz*



*Figure 89. Gain, Noise Figure, OIP2L, OIP2H, OIP3, OP1dB vs. DSA Sweep, Frequency = 12000 MHz*



*Figure 91. Return Loss of Differential RF Input S11 at 50 Ω Match*



*Figure 92. Return Loss of Single-Ended RF Output S22 at 50 Ω Match*

## <span id="page-25-0"></span>**THEORY OF OPERATION**

The ADL6331 integrates two amplifiers with fixed gain (AMP1 ≈ 12 dB and AMP2  $\approx$  10 dB) and a DSA, which is adjustable from 0 dB to 24 dB in 1 dB step. The AMP1 and AMP2 have a bypass attenuation mode, which allows the user to disable these amplifiers individually and route the RF signals through the fixed 12 dB attenuators. When an amplifier is configured in the bypass attenuation mode, the gain drops by approximately 24 dB for AMP1 and 22 dB for AMP2 (Δ gain from AMP enabled to bypass attenuation mode), which enables an overall gain control range of 70 dB in 1 dB step when used with the 24 dB DSA.

Additionally, in the bypass attenuation mode, the current of the amplifiers drops to almost zero.

All circuit blocks of the ADL6331 as shown in [Figure 93](#page-26-0) are programmable via the SPI.

## **RF INPUT AND OUTPUT**

The ADL6331 input impedance is 50  $\Omega$  differential, and the output impedance is 50 Ω single-ended, which provides an interface from RF DACs with a 50  $\Omega$  differential output impedance to a 50  $\Omega$ singled-ended PA in a signal chain without any matching networks.

<span id="page-26-0"></span>The register map can be subdivided into the seven functional groups, as shown in Table 7. See the [Register Summary](#page-35-0) section for a complete list of all the registers on the ADL6331.

#### *Table 7. Memory Map Functional Groups*







### **FUNCTION AND SIGNAL PATH ENABLE**

The enable bits for each circuit block are in Registers 0x100 and 0x101 (Table 8 and Table 9, respectively). Figure 93 shows a breakdown of the individual blocks highlighted in red that have corresponding enable controls in Register 0x100 and 0x101. The ENP pin is a primary enable pin for the ADL6331 and is active high. The bits in the enable registers can be configured independently of the state of the ENP pin.



*Figure 93. Signal Path Enable Block Diagram*

#### *Table 8. Register 0x100: Enable Register for MUX and LDO*



#### *Table 9. Register 0x101: Enable Register for AMP1/AMP2 and DSA*



## <span id="page-27-0"></span>**AMP1 AND AMP2 TRIMMING AND TUNING**

Initial optimization of the amplifiers is performed at the factory, and the optimized and trimmed parameters are stored in the nonvolatile memory (NVM) referred to as the FUSE block. When the MSB in Register 0x104, Register 0x105, and Register 0x106 for AMP1 and in Register 0x110, Register 0x111, and Register 0x112 for AMP2 is 1 (Default), the factory trimmed parameters are automatically used in the operation (normal operation mode). These values are readable in Register 0x140, Register 0x141, Register 0x142, Register 0x143, Register 0x144, and Register 0x145 (Table 15). When the MSB in Register 0x104, Register 0x105, and Register 0x106 for AMP1 and Register 0x110, Register 0x111, and Register 0x112 for AMP2 is set to 0, the following registers are tunable by the user:

#### *Table 10. AMP1 and AMP2 Trimming and Tuning Register*

- ► AMP1\_IGREF in Register 0x104
- ► AMP1\_IDREF\_Z in Register 0x105
- ► AMP1\_IDREF\_P in Register 0x106
- ► AMP2\_IGREF in Register 0x110
- ► AMP2\_IDREF\_Z in Register 0x111
- ► AMP2\_IDREF\_P in Register 0x112

Use the default (reset) values in Register 0x103 to Register 0x115 in Table 10 for the ADL6331-A only. For the ADL6331-B, to achieve the optimal performance of OIP3 over its wide frequency range, both AMP1\_CROSS\_Z in Register 0x107 and AMP2\_CROSS\_Z in Register 0x113 need to be set to 0. If the lower current consumption is required, see the [Applications Information](#page-34-0) section.



## <span id="page-28-0"></span>**RF PATH PRECONFIGURATION**

ADL6331 has four preconfigurable RF gain settings that are selected with the ATTSEL0 and ATTSEL1 pins. The configurable parameters (Fixed gain or Bypass attenuation mode in AMP1 and AMP2, and DSA attenuation level) are stored in 4-register spaces (Table 11, Table 12, Table 13, [Table 14, Table 15](#page-29-0)), which are called RF State A, State B, State C, and State D.

► State A: SIG\_PATH0\_2 in Register 0x10A



- ► State B: SIG\_PATH1\_2 in Register 0x10B
- ► State C: SIG\_PATH2\_2 in Register 0x10C
- ► State D: SIG\_PATH3\_2 in Register 0x10D

Each mode can configure the full RF chain after reset is asserted. Default settings for each mode are shown in Table 11. Users can overwrite the parameters before or during operation.

This feature allows the users to switch the RF performance rapidly using asynchronous external control.



#### *Table 12. Register 0x10A: State A*



#### *Table 13. Register 0x10B: State B*



<span id="page-29-0"></span>*Table 13. Register 0x10B: State B (Continued)*



### *Table 14. Register 0x10C: State C*



#### *Table 15. Register 0x10D: State D*



### **AUXILIARY MUX OUT/TEMPERATURE SENSOR**

The ADL6331 has multiple auxiliary mux control blocks that allow various modes of operation and monitoring point. All are available to the user, but many parameters are used for monitoring during the manufacturing process by Analog Devices, Inc. The default (reset) register configuration allows users to monitor an internal voltage that is proportional to temperature, which can be used to track temperature changes from MUXOUT Pin 7. If the user does not need to use the temperature sensor feature, it may be disabled by setting zeros in AMUX\_BG\_EN[4] and LDO18\_EN[0] at 0x100 register.

## **NVM (FUSE) SPACE (REFERENCE ONLY)**

The non-volatile memory (NVM) space is invisible to the user, but values from NVM are loaded to Registers 0x140, 0x141, 0x142, 0x143, 0x144, 0x145 ([Table 16\)](#page-30-0). These values are used when the MSB in Register 0x104, Register 0x105, and Register 0x106 for AMP1 and Register 0x110, Register 0x111, and Register 0x112 for AMP2 is 1 (default/reset).

## <span id="page-30-0"></span>*Table 16. NVM register*



## <span id="page-31-0"></span>**SERIAL PORT INTERFACE (SPI)**

The SPI of the ADL6331 allows the user to configure the device for specific functions or operations via 3- or 4-wire SPI mode. This serial port interface consists of four control lines: SCLK, SDIO, SDO, and CSB for 4-wire SPI mode. SCLK, SDIO, and CSB are used for 3-wire SPI mode, which is the default state for the SPI mode. To enable 4-wire SPI mode, SDOACTIVE[3] and SDOACTIVE\_[4] in Register 0x000 should be set to 1. The timing requirements for the SPI port are shown in [Table 3.](#page-6-0)

The ADL6331 protocol consists of a read/write bit, four chip address bits (MSB is always 0), and nine register address bits, followed by eight data bits. Both the address and data fields are organized with the MSB first and end with the LSB by default. To address the device correctly, the chip address prefix bits must match the externally configured chip address Pin CA2, Pin CA1, and Pin CA0.

The ADL6331 input logic levels to write to the SPI are 1.8 V or 3.3 V.

On a readback cycle, the SDO is configurable for either 1.8 V (default) or 3.3 V readback output levels by setting SPI\_1P8\_3P3\_CTRL bit (Register 0x121, Bit 4).

### **CONFIGURING MULTIPLE CHIPS TO SHARE THE SPI BUS**

Up to eight ADL6331 devices can be addressed with the same 3 or 4-wire SPI by using a single CSB line for all devices. For this capability, the chip address pins (Pin CA2, Pin CA1, and Pin CA0) of the ADL6331 are used to identify the chip with the SPI write chip address prefix (see the SPI interface port as shown in [Figure 2](#page-7-0)).

The ADL6331 ignores any writes to addresses where the four MSBs are not equal to the chip address as set by the chip address pins, and the device only accepts access for addresses where the four MSB chip address prefix bits are equal to the chip address pins. The only exception is the software reset in the address 0x000. All ADL6331 chips on the shared bus accept 0x81 software reset in 0x000 register from the SPI host controller.

Figure 94 shows how to configure the chip address Pin CA2, Pin CA1, and Pin CA0 with the associated chip address prefix bits.



*Figure 94. Multiple Chip Configuration to Share SPI Bus*

## <span id="page-32-0"></span>**SERIAL PORT INTERFACE (SPI)**

### **INITIALIZATION SEQUENCE**

The ADL6331 has a built-in initialization sequence that is triggered by a software reset to correctly load data from the NVM into the memory for normal amplifier operation. The calibrated and trimmed settings for AMP1 and AMP2 are factory programmed and stored in NVM prior to shipping to the user. After a software reset is performed, the data in the NVM needs to be loaded into the digital Register 0x140 to Register 0x145 for operation. This loading process takes four SPI cycles, write or read, after the software reset is asserted. The loading process is independent of the state of the ENP pin, high or low.

The full procedure for initializing the part is as follows:

- **1.** Supply 3.3 V.
- **2.** Apply software reset.
- **3.** Send four SPI commands to ADL6331 (read or write).

The software reset, sending 0x81 in Register 0x000, is always recommended immediately after the 3.3 V is supplied.

#### *Table 17. Example 1: SPI Command Writes*

After the 3.3 V is supplied, perform the following steps as shown in Table 17):

- **1.** Write 0x81 in Register 0x000 for the software reset.
- **2.** Write 0x18 in Register 0x000 for configuring 4-wire SPI mode.
- **3.** Write 0x01 in Register 0x00A<sup>1</sup>.
- **4.** Write 0x02 in Register 0x00A.
- **5.** Write 0x03 in Register 0x00A.
- **6.** Write 0x07 in Register 0x101 to enable the AMP2, DSA, and AMP1 to start the normal amplifier operation.

After four write cycles are sent, the data in Register 0x140 to Register 0x145 are correctly loaded for use in operation.

Table 17 is the basic sequence to start ADL6331 in normal operation. After the sequence is complete, the registers are set to the default configuration. It is recommended to enable AMP2, DSA, and AMP1 (in Register 0x101) in the last SPI cycle (Step 6) to avoid any unexpected output signals from the ADL6331 when the ENP pin is set to high combined with the 3.3 V supply.



Register 0x00A is named Scratch Page and is a read and write register for SPI communication testing that does not affect performance in the ADL6331.

## <span id="page-33-0"></span>**BASIC CONNECTIONS**



*Figure 95. Basic Connections*

#### *Table 18. Basic Connections*



## <span id="page-34-0"></span>**APPLICATIONS INFORMATION**

## **CURRENT CONSUMPTION OPTIMIZATION**

When the MSB in Register 0x104, Register 0x105, and Register 0x106 for AMP1 and Register 0x110, Register 0x111, and Register 0x112 for AMP2 are set to 0, these six registers are tunable by the user. If lesser current consumption is needed, the settings of both AMP1\_IGREF in Register 0x104 and AMP2\_IGREF in Register 0x110 can be reduced according to the readback value of IGREF in Register 0x140 and Register 0x143 for AMP1 and AMP2, respectively. See Figure 96 and Figure 97. As a result of reducing AMP1\_IGREF and AMP2\_IGREF, the OIP3 performance degrades as shown in Figure 98 and Figure 99.

It is not recommended to increase the IGREF settings greater than the readback value for AMP1 and AMP2 and doing so could impact the long term reliability of the part.



*Figure 96. Total Current vs. IGREF Settings for Various Frequencies (ADL6331-A)*



*Figure 97. Total Current vs. IGREF Settings for Various Frequencies (ADL6331-B)*



*Figure 98. OIP3 vs. IGREF Settings for Various Frequencies (ADL6331-A)*



*Figure 99. OIP3 vs. IGREF Settings for Various Frequencies (ADL6331-B)*

### **AC COUPLING**

The ESD clamps are located immediately following the input ports and prior to the output port (see Figure 100). When a DC voltage greater than or equal to 1.0 V is applied as common mode, there is a risk of latching the silicon controlled rectifier (SCR) clamps in the ESD protection block with a single spike. Even with a DC voltage less than 1 V, intermodulation performance of the part may be degraded. An external DC block capacitor for AC coupling is always recommended.



*Figure 100. Simplified RF Input and Output Port Structure*

## <span id="page-35-0"></span>**REGISTER SUMMARY**

## *Table 19. Register Summary*



### **REGISTER SUMMARY**

## *Table 19. Register Summary (Continued)*



## <span id="page-37-0"></span>Address: 0x000, Reset: 0x00, Name: ADI\_SPI\_CONFIG



#### *Table 20. Bit Descriptions for ADI\_SPI\_CONFIG*



Address: 0x001, Reset: 0x00, Name: REG\_0X0001



#### *Table 21. Bit Descriptions for REG\_0X0001*



#### *Table 21. Bit Descriptions for REG\_0X0001 (Continued)*



Address: 0x003, Reset: 0x00, Name: CHIPTYPE



#### *Table 22. Bit Descriptions for CHIPTYPE*



Address: 0x004, Reset: 0x00, Name: PRODUCT\_ID\_L



## *Table 23. Bit Descriptions for PRODUCT\_ID\_L*



Address: 0x005, Reset: 0x00, Name: PRODUCT\_ID\_H



Product\_ID\_L, Lower 8 Bits

#### *Table 24. Bit Descriptions for PRODUCT\_ID\_H*



Address: 0x00A, Reset: 0x00, Name: SCRATCHPAD



ScratchPad

#### *Table 25. Bit Descriptions for SCRATCHPAD*



Address: 0x00B, Reset: 0x00, Name: SPI\_REV





Address: 0x010, Reset: 0x00, Name: VARIANT\_FEOL



#### *Table 27. Bit Descriptions for VARIANT\_FEOL*



Address: 0x011, Reset: 0x00, Name: BEOL\_SIF



#### *Table 28. Bit Descriptions for BEOL\_SIF*



Address: 0x012, Reset: 0x00, Name: SPARE\_0012



#### *Table 29. Bit Descriptions for SPARE\_0012*



Address: 0x013, Reset: 0x00, Name: SPARE\_0013



#### *Table 30. Bit Descriptions for SPARE\_0013*



### Address: 0x100, Reset: 0x11, Name: SIG\_PATH0\_0



#### *Table 31. Bit Descriptions for SIG\_PATH0\_0*



#### Address: 0x101, Reset: 0x00, Name: SIG\_PATH1\_0



#### *Table 32. Bit Descriptions for SIG\_PATH1\_0*



Address: 0x102, Reset: 0x00, Name: SIG\_PATH2\_0



#### *Table 33. Bit Descriptions for SIG\_PATH2\_0*



### Address: 0x103, Reset: 0x06, Name: SIG\_PATH0\_1



#### *Table 34. Bit Descriptions for SIG\_PATH0\_1*



## Address: 0x104, Reset: 0x89, Name: SIG\_PATH1\_1



#### *Table 35. Bit Descriptions for SIG\_PATH1\_1*



## Address: 0x105, Reset: 0xAA, Name: SIG\_PATH2\_1



#### *Table 36. Bit Descriptions for SIG\_PATH2\_1*



Address: 0x106, Reset: 0x83, Name: SIG\_PATH3\_1



[3:0] AMP1\_IDREF\_P (R/W )<br>Amp 1 IM3 PTAT Bias Trim

#### *Table 37. Bit Descriptions for SIG\_PATH3\_1*



#### Address: 0x109, Reset: 0x07, Name: SIG\_PATH6\_1



#### *Table 38. Bit Descriptions for SIG\_PATH6\_1*



Address: 0x10A, Reset: 0xD8, Name: SIG\_PATH0\_2



#### *Table 39. Bit Descriptions for SIG\_PATH0\_2*



*Table 39. Bit Descriptions for SIG\_PATH0\_2 (Continued)*



## Address: 0x10B, Reset: 0x10, Name: SIG\_PATH1\_2



#### *Table 40. Bit Descriptions for SIG\_PATH1\_2*



*Table 40. Bit Descriptions for SIG\_PATH1\_2 (Continued)*



## Address: 0x10C, Reset: 0x08, Name: SIG\_PATH2\_2







*Table 41. Bit Descriptions for SIG\_PATH2\_2 (Continued)*



## Address: 0x10D, Reset: 0x00, Name: SIG\_PATH3\_2



### *Table 42. Bit Descriptions for SIG\_PATH3\_2*



#### *Table 42. Bit Descriptions for SIG\_PATH3\_2 (Continued)*



## Address: 0x10F, Reset: 0x06, Name: SIG\_PATH0\_3



#### *Table 43. Bit Descriptions for SIG\_PATH0\_3*



Address: 0x110, Reset: 0x89, Name: SIG\_PATH1\_3



#### *Table 44. Bit Descriptions for SIG\_PATH1\_3*



Address: 0x111, Reset: 0xAA, Name: SIG\_PATH2\_3

## F

[7] NVM\_TRM\_AMP2\_IDREF\_Z (RAV) = Select Fused Value of TRM\_AMP2\_IDREF\_Z [6] RESERVED

[5:0] AMP2\_IDREF\_Z (R/W) Amp 2 IM3 ZTAT Bias Trim

#### *Table 45. Bit Descriptions for SIG\_PATH2\_3*



## Address: 0x112, Reset: 0x83, Name: SIG\_PATH3\_3



#### *Table 46. Bit Descriptions for SIG\_PATH3\_3*



### Address: 0x113, Reset: 0x2A, Name: SIG\_PATH4\_3



#### *Table 47. Bit Descriptions for SIG\_PATH4\_3*



Address: 0x114, Reset: 0x03, Name: SIG\_PATH5\_3



#### *Table 48. Bit Descriptions for SIG\_PATH5\_3*



#### Address: 0x115, Reset: 0x07, Name: SIG\_PATH6\_3



#### *Table 49. Bit Descriptions for SIG\_PATH6\_3*



Address: 0x120, Reset: 0x20, Name: AMUX\_SEL



#### *Table 50. Bit Descriptions for AMUX\_SEL*



### Address: 0x121, Reset: 0x00, Name: MULTI\_FUNC\_CTRL\_0111



#### *Table 51. Bit Descriptions for MULTI\_FUNC\_CTRL\_0111*



Address: 0x140, Reset: 0x00, Name: FUSE\_READBACK\_0



#### *Table 52. Bit Descriptions for FUSE\_READBACK\_0*



Address: 0x141, Reset: 0x00, Name: FUSE\_READBACK\_1



[7:6] RESERVED

[5:0] TRM\_AMP1\_IDREF\_Z\_RDBK (R) Readback Amp 1 ID REF\_Z Value

#### *Table 53. Bit Descriptions for FUSE\_READBACK\_1*



Address: 0x142, Reset: 0x00, Name: FUSE\_READBACK\_2



#### *Table 54. Bit Descriptions for FUSE\_READBACK\_2*



Address: 0x143, Reset: 0x00, Name: FUSE\_READBACK\_3



#### *Table 55. Bit Descriptions for FUSE\_READBACK\_3*



Address: 0x144, Reset: 0x00, Name: FUSE\_READBACK\_4



#### *Table 56. Bit Descriptions for FUSE\_READBACK\_4*



### Address: 0x145, Reset: 0x00, Name: FUSE\_READBACK\_5



#### *Table 57. Bit Descriptions for FUSE\_READBACK\_5*



#### *Table 57. Bit Descriptions for FUSE\_READBACK\_5 (Continued)*



Address: 0x146, Reset: 0x00, Name: GENERIC\_READBACK\_0



#### *Table 58. Bit Descriptions for GENERIC\_READBACK\_0*



Address: 0x147, Reset: 0x00, Name: GENERIC\_READBACK\_1



#### *Table 59. Bit Descriptions for GENERIC\_READBACK\_1*



Address: 0x148, Reset: 0x00, Name: GENERIC\_READBACK\_2



#### *Table 60. Bit Descriptions for GENERIC\_READBACK\_2*



Address: 0x149, Reset: 0x00, Name: GENERIC\_READBACK\_3



#### *Table 61. Bit Descriptions for GENERIC\_READBACK\_3*



Address: 0x14A, Reset: 0x00, Name: GENERIC\_READBACK\_4



#### *Table 62. Bit Descriptions for GENERIC\_READBACK\_4*



## <span id="page-52-0"></span>**OUTLINE DIMENSIONS**



For the latest package outline information and land patterns (footprints), go to [Package Index.](https://www.analog.com/en/resources/packaging-quality-symbols-footprints/package-index.html)

## **ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

## **EVALUATION BOARDS**

#### *Table 63. Evaluation Boards*



<sup>1</sup> Z = RoHS Compliant Part.

