

Compact, Low Power, 16-Bit, 2 MSPS Easy Drive SAR ADC

FEATURES

- ► Small footprint, big performance
	- ► INL: ±0.5 LSB maximum
	- \triangleright SNR: 86.1 dB with V_{RFF} = 3.3 V
	- ► 1.35 mW at 1 MSPS in sample mode
	- ► 370 μW at 1 MSPS in autonomous modes
	- ► 4.1 μW standby power
- ► Versatile signal conditioning integration
	- ► Easy Drive features enable small, low-power analog front end designs
	- \triangleright Compatible with differential and single-ended signal chains
	- ► Wide common-mode input range
- ► Minimizes digital host activity and power dissipation
	- ► Autonomous sampling with window comparator and interrupt generation
	- ► Averaging filter with continuous and burst sampling options
	- ► Power cycling synchronization for companion devices
- \triangleright 4-wire SPI compatible with 1.8 V to 3.3 V logic
- ► [2.0 mm × 2.6 mm LFCSP](#page-60-0) and [1.7 mm × 2.0 mm WLCSP](#page-60-0)
- ► Wide operating temperature range: −40°C to +125°C

APPLICATIONS

- ► Battery-powered data acquisition
- ► Vital signs monitoring
- ► Biological and chemical analysis
- ► Geologic and seismic sensing
- ► Motion and robotics

GENERAL DESCRIPTION

The AD4052 is a versatile, 16-bit, successive approximation register (SAR) analog-to-digital converter (ADC) that enables low-power, high-density data acquisition solutions without sacrificing precision. This ADC offers a unique balance of performance and power efficiency, plus innovative features for seamlessly switching between high-resolution and low-power modes tailored to the immediate needs of the system. The AD4052 is ideal for battery-powered, compact data acquisition and edge sensing applications.

The Easy Drive features enable highly efficient analog front end (AFE) designs. The small sampling capacitors (3.4 pF) maximize input impedance, thus reducing the dependence on high-bandwidth, power-hungry amplifiers typically required by SAR ADCs. The wide input common-mode range grants inherent support for both differential and single-ended signals.

The AD4052 supports microcontrollers with power-down modes and interrupt-driven firmware. The autonomous modes enable outof-range event detection while the digital host sleeps. The averaging modes deliver on-demand, high-resolution measurements while offloading computations from the host processor. The self-timed device enable signal (DEV_EN) synchronizes AFE device power cycling to the ADC sampling instant, optimizing system power consumption while minimizing power-up settling error artifacts. The AD4052 also supports power cycling the voltage reference and using the supply as the ADC reference voltage (V_{REF}) for additional power savings.

Device configuration and ADC data readback are supported via a robust, 4-wire serial peripheral interface (SPI) with cyclic redundancy check (CRC) supported for all data transfers. The AD4052 is available in compact LFCSP and WLCSP packages and operates across a wide temperature range, making it ideal for a diverse set of applications.

Rev. 0

[DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD4052.pdf&product=AD4052&rev=0) [TECHNICAL SUPPORT](http://www.analog.com/en/content/technical_support_page/fca.html)

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

5/2024—Revision 0: Initial Version

VDD = 2.3 V to 3.6 V, V_{REF} = 2.3 V to 3.6 V, VIO = 1.71 V to 3.6 V, reference capacitance (C_{REF}) = 2.2 µF, and maximum sample rate (f_S). All other features in default configuration, minimum and maximum values at T_A = −40°C to +125°C, and typical values at T_A = +25°C, unless otherwise specified.

Table 1. Specifications (Continued)

Table 1. Specifications (Continued)

 1 Sampling rate specifies the maximum sample rate capabilities of the AD4052 ADC. Output data rate is the number of ADC samples that can be transmitted over the serial interface per second and is a function of the serial interface timing specifications. In sample mode and averaging mode, the serial interface bottlenecks the output data rate to <2 MSPS. In burst averaging mode and autonomous modes, the output data rate requirements are reduced, and the ADC can operate at the full 2 MSPS. See the [Calculating Serial Interface Output Data Rate](#page-45-0) section for guidelines for estimating AD4052 SPI output data rate for each operating mode.

 2 In the track phase, the total input capacitance is the sum of C_{IN} and the pin capacitance. In the hold phase, C_{IN} is disconnected from the inputs, and the input capacitance is only the pin capacitance. See [Figure 38.](#page-18-0)

³ The minimum and maximum DNL specifications are guaranteed by design.

⁴ TUE is defined as the largest deviation from the ideal DC transfer function over the full input range for any individual device. TUE includes the combined effects of zero-error, gain error, and INL error for each device.

⁵ Autonomous mode TUE applies to the comparator operation. See the [Comparator Operation](#page-20-0) and the [Autonomous Modes](#page-29-0) sections.

⁶ The averaging REF input current scales linearly with f_S (see [Figure 21\)](#page-12-0).

⁷ VDD supply current and power dissipation scale linearly with sample rate (see the [VDD Power Dissipation](#page-44-0) section, [Figure 24,](#page-13-0) and [Figure 27](#page-13-0)).

TIMING SPECIFICATIONS

VDD = V_{REF} = 2.3 V to 3.6 V, VIO = 1.71 V to 3.6 V, digital output load capacitance (C_{LOAD}) = 20 pF, and all other features in default configuration. Minimum and maximum limits at T_A = −40°C to +125°C and typical values at T_A = +25°C, unless otherwise indicated.

Table 2. ADC Timing Specifications

 1 The t_{CONV} specification is production tested. All other timing specifications in this table are guaranteed by characterization and design.

 2 Sampling rate specifies the maximum sample rate capabilities of the AD4052 ADC. Output data rate is the number of ADC samples that can be transmitted over the serial interface per second and is a function of the serial interface timing specifications. In sample mode and averaging mode, the serial interface bottlenecks the output data rate to <2 MSPS. In burst averaging mode and autonomous modes, the output data rate requirements are reduced, and the ADC can operate at the full 2 MSPS. See the [Calculating Serial Interface Output Data Rate](#page-45-0) section for guidelines for estimating AD4052 SPI output data rate for each operating mode.

³ The t_{ACQ} specification is the time available for the input sampling capacitors to acquire the input voltage for a given sample rate. The t_{ACQ} specification is equivalent to the time the ADC spends in the track phase. The t_{ACQ} specification is inversely proportional to sample rate. Therefore, the t_{ACQ} specification increases as the sample rate decreases. The minimum t_{ACQ} specification for any given sample period rate is given by the following equation: t_{ACQ} = t_{CYC} − 210 ns.

⁴ See the [Device Enable Signal](#page-22-0) section for a description of acquisition time while using the DEV_EN signal to power cycle the analog front end.

 5 The internal timer sets the sampling frequency in burst averaging mode and autonomous modes. The AD4052 is guaranteed to operate at the maximum f_{OSC} specification. See [Table 42](#page-55-0) for the nominal sampling frequency options.

Table 3. SPI Timing—Configuration Mode, VIO ≥ 3.0 V

¹ The t_{SCLK}, t_{SCLKL}, and t_{SCLKH} specifications are production tested. All other timing specifications in this table are guaranteed by characterization and design.

Table 4. SPI Timing—Configuration Mode, VIO ≥ 1.71 V

¹ The t_{SCLK}, t_{SCLKL}, and t_{SCLKH} specifications are production tested. All other timing specifications in this table are guaranteed by characterization and design.

Table 5. SPI Timing—ADC Modes, VIO ≥ 3.0 V

¹ The t_{SCLK}, t_{SCLKL}, and t_{SCLKH} specifications are production tested. All other timing specifications in this table are guaranteed by characterization and design.

Table 6. SPI Timing—ADC Modes, VIO ≥ 1.71 V

 1 The t_{SCLK} specification is production tested. All other timing specifications in this table are guaranteed by characterization and design.

Timing Diagrams

Figure 2. Voltage Levels for Timing Specifications

Figure 3. SPI Timing Specifications Diagram

ABSOLUTE MAXIMUM RATINGS

Table 7. Absolute Maximum Ratings

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

Table 8. Thermal Resistance

¹ Test Condition 1: thermal impedance simulated values are based upon use of 2S2P JEDEC PCB.

 $2 \theta_{JA}$ is the natural convection junction-to-ambient thermal resistance measured in a one cubic foot sealed enclosure.

 $3\theta_{\text{JC}}$ is the junction-to-case thermal resistance.

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Field induced charged device model (FICDM) per ANSI/ESDA/JE-DEC JS-002.

ESD Ratings for AD4052

Table 9. AD4052, 14-Lead LFCSP and 16-Ball WLCSP

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 4. AD4052 LFCSP Pin Configuration

Figure 5. AD4052 WLCSP Pin Configuration

 $\frac{8}{6}$

010

TYPICAL PERFORMANCE CHARACTERISTICS

VDD = 3.3 V, V_{REF} = 3.3 V, VIO = 3.3 V, C_{REF} = 2.2 µF, maximum f_S , T_A = 25°C, and all features in default configuration, unless otherwise specified.

Figure 11. Dynamic Range and Transition Noise vs. NAVG

 $\overline{5}$

Figure 15. THD vs. Input Frequency and Amplitude

Figure 17. THD vs. Temperature

Figure 18. Common-Mode Rejection Ratio (CMRR) vs. Input Frequency

Figure 20. Analog Input Current vs. Differential Input Voltage

Figure 21. Reference Input Current vs. Sample Rate

Figure 22. Reference Input Current vs. Reference Voltage

Figure 23. Reference Input Current vs. Temperature

Figure 24. VDD Supply Current vs. Sample Rate

Figure 26. VDD Supply Current vs. Temperature

Figure 27. VDD Power Dissipation vs. Sample Rate

Figure 29. VDD Power Dissipation vs. Temperature

Figure 30. VDD Supply Current vs. VDD Voltage (Autonomous Modes)

Figure 31. VDD Supply Current vs. Temperature (Autonomous Modes)

Figure 32. Standby Current vs. Temperature

Figure 33. VDD Power Dissipation vs. VDD Voltage (Autonomous Modes)

Figure 34. VDD Power Dissipation vs. Temperature (Autonomous Modes)

Figure 35. Supply Current (Sleep Mode) vs. Temperature

TERMINOLOGY

Integral Nonlinearity (INL) Error

INL is the deviation of each individual code from a line drawn from the negative full scale through the positive full scale. The point used as the negative full scale occurs $\frac{1}{2}$ LSB before the first code transition. The positive full scale is defined as a level 1½ LSB beyond the last code transition. The deviation is measured from each code center to the true straight line.

Differential Nonlinearity (DNL) Error

In an ideal ADC, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. DNL is often specified in terms of resolution for which no missing codes are guaranteed.

Zero Error (ZE)

Zero error is the difference between the ideal midscale voltage, 0 V, and the actual voltage producing the midscale output code, 0 LSB.

Gain Error (GE)

The first transition (from 100 ... 00 to 100 ... 01) occurs at a level ½ LSB above the nominal negative full scale. The last transition (from 011 \ldots 10 to 011 \ldots 11) occurs for an analog voltage 1 $\frac{1}{2}$ LSB below the nominal full scale. The gain error is the deviation of the difference between the actual level of the last transition and the actual level of the first transition from the difference between the ideal levels.

Total Unadjusted Error (TUE)

TUE is the worst-case measured deviation from the ideal ADC transfer function over the full input range, specified in ppm of full-scale. TUE includes the combined effects of zero error, gain error, and INL error for any given device.

Dynamic Range (DR)

Dynamic range is the RMS voltage of a full-scale sine wave to the total RMS voltage of the noise measured. The value for dynamic range is expressed in decibels. Dynamic range is measured with a signal at −60 dBFS so that it includes all noise sources and DNL artifacts.

Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels (dB), between the RMS amplitude of a full-scale input signal and the peak spurious signal.

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the RMS voltage of a full-scale sine wave to the RMS sum of all other spectral components below the Nyquist frequency, excluding harmonics and DC. The value for SNR is expressed in decibels.

Total Harmonic Distortion (THD)

THD is the ratio of the RMS sum of the first five harmonic components to the RMS value of a full-scale input signal and is expressed in decibels.

Signal-to-Noise-and-Distortion (SINAD) Ratio

SINAD is the ratio of the RMS voltage of a full-scale sine wave to the RMS sum of all other spectral components that are less than the Nyquist frequency, including harmonics but excluding DC. The value of SINAD is expressed in decibels.

Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. ENOB is related to SINAD as follows: ENOB = (SINAD dB − 1.76)/6.02. ENOB is expressed in bits.

Common-Mode Rejection Ratio (CMRR)

CMRR is the ratio of the power in the ADC output at the frequency, f, to the power of a −1 dBFS sine wave applied to the input common-mode voltage of frequency, f.

$$
CMRR(dB) = 10 \times \log(P_{ADC_IN}/P_{ADC_OUT})
$$

where:

 P_{ADC} IN is the common-mode power at the frequency, f, applied to the inputs.

 $P_{ADC\ OUT}$ is the power at the frequency, f, in the ADC output.

Aperture Delay

Aperture delay is the time between the rising edge of the CNV input and when the input signal is held for a conversion.

Figure 36. AD4052 Functional Block Diagram

OVERVIEW

The AD4052 is a compact, ultra-low power, Easy Drive, 16-bit SAR ADC. The AD4052 feature set eases the design of low-power precision measurement systems by reducing the AFE design constraints and minimizing the digital host overhead. The low input capacitance and wide common-mode input range broaden the selection of compatible AFE components, allowing for simpler and lower power signal chain solutions. The block averaging filter provides noise reduction while offloading computations from the host processor. The internal timer block enables autonomous monitoring modes, burst sampling, and device power cycling controls synchronized to the ADC sampling instant. Various hardware interrupts allow the digital host to sleep between user-defined events.

The AD4052 offers a unique balance of performance and power efficiency, with 86.1 dB of SNR and guaranteed INL of ±0.5 LSBs. The AD4052 consumes only 2.7 mW when operated on a single 3.3 V supply at 2 MSPS, and the device consumes 4.1 μW while not performing conversions. A sleep mode is available to further reduce standby power to 430 nW during long periods of idle operation.

The AD4052 features a 4-wire SPI with CRC for device configuration and ADC data readback, and the SPI is compatible with 1.8 V to 3.3 V logic levels.

The AD4052 has several operating modes, each optimized for either high precision measurement or power-efficient signal monitoring. The Theory of Operation section describes the AD4052 functional blocks, and the [Modes of Operation](#page-24-0) section describes the utilization of the functional blocks in each operating mode. The [Serial Interface](#page-33-0) section describes the SPI protocols for accessing configuration registers and ADC data. The [Register Summary](#page-47-0) section documents the configuration registers.

CONVERTER OPERATION

The AD4052 operates in two phases, the acquisition phase and the conversion phase. In the acquisition phase, the internal track-andhold circuitry is connected to each input pin (IN+ and IN−) and acquires the voltage on each pin independently. The AD4052 remains in the acquisition phase until the convert-start trigger occurs to initiate a conversion. At the start of the conversion phase, the track-and-hold circuitry samples the acquired analog input signal, and the SAR ADC core generates a corresponding 16-bit digital code. The conversion phase ends when the 16-bit conversion result is ready, which is given by the t_{CONV} specification in [Table 2.](#page-5-0) The AD4052 acquisition and conversion phases overlap to maximize acquisition time $(t_{\Delta} \sim c)$.

In sample and averaging mode, the conversion phase is started by a rising edge on the CNV pin. The AD4052 offers several modes where the convert start is instead triggered by an internal oscillator, including the autonomous modes. Refer to the [Modes of Operation](#page-24-0) section for specific ADC timing information for each of the relevant operating modes.

Transfer Function

[Figure 37](#page-17-0) shows the ideal transfer function of the AD4052 SAR ADC core. The AD4052 encodes the sampled voltage difference between IN+ and IN− as a fraction of the full-scale range (FSR) into a 16-bit digital code. The unit of 1 LSB refers to the smallest discrete voltage step that can be resolved by the ADC and is a function of the V_{REF} voltage. In averaging and burst averaging modes, the block averaging filter converts the 16-bit codes into one 20-bit code. [Table 11](#page-17-0) and [Table 12](#page-17-0) summarize the mapping of input voltages to digital output codes.

As described in the [Wide Input Common-Mode Range](#page-40-0) section, the AD4052 supports arbitrary input common-mode voltages, and therefore, inherently supports both differential and single-ended type signals. The AD4052 supports both twos complement (signed) and straight binary (unsigned) formats to map either differential signals or single-ended signals to the full 16-bit ADC transfer function. The DATA_FORMAT bit in the ADC_MODES register selects between the differential mode and single-ended mode transfer functions as seen in Table 11 and Table 12.

Table 11. ADC Input Voltage to Output Code Mapping (Sample Mode)

Table 12. ADC Input Voltage to Output Code Mapping (Averaging and Burst Averaging Modes)

ANALOG INPUTS

Figure 38. Equivalent Analog Input Circuit

Figure 38 shows an equivalent circuit for each of the AD4052 analog inputs (IN+ and IN−). The analog inputs are modeled as a switched capacitive load. During the acquisition phase, the sampling switch (SW) connects each input pin to the 3.4 pF sampling capacitor (C_{IN}), in series with the 230 Ω switch on resistance (R_{ON}) . During the conversion phase, SW disconnects to sample the voltages on the IN+ and IN− pins onto the sampling capacitors. D1 and D2 represent the ESD diodes from the IN+ and IN− pins to the VDD supply and GND, respectively. C_{PIN} represents the pin capacitance of each input pin to GND and is typically 2 pF.

See the [AD4052 Equivalent Analog Input Model](#page-40-0) section for more information on the effective loading characteristics of the AD4052 analog inputs.

Easy Drive Features

The AD4052 Easy Drive analog inputs are designed to enable compact, low-power precision signal chains by minimizing dependence on specialized high-speed, low-noise, high-power ADC driver amplifiers. The small sampling capacitors minimize the transient current glitches typical of SAR ADCs, and the long acquisition phase maximizes the settling time—even at high sample rates. The RC kickback filter uses smaller capacitors and larger resistors, alleviating amplifier stability concerns and enabling the use of tiny passive components (for example, 0201 NP0/C0G capacitors). These Easy Drive features ensure the AD4052 interfaces with front-end circuits with high output impedance without incurring settling errors, expanding compatibility with low-power amplifiers and sensors (see the [Analog Front-End Design](#page-40-0) section).

The AD4052 is available in the [LTspice](https://www.analog.com/en/resources/design-tools-and-calculators/ltspice-simulator.html) component library and supports cosimulation with a wide variety of companion amplifiers. The LTspice model emulates the input-referred noise spectral density and input transient loading for system noise and settling accuracy simulations.

VOLTAGE REFERENCE

The V_{RFF} voltage sets the ADC FSR (see the [Transfer Function](#page-16-0) section). The AD4052 V_{RFF} range is 2.3 V to VDD, where the maximum VDD supply voltage is 3.6 V (see [Table 1](#page-2-0)).

The V_{RFF} voltage is polled during the SAR bit trials to determine the ADC output code. During the bit trials, the SAR core exhibits transient charge draw. To ensure the V_{REF} voltage remains stable during the SAR bit trials, place a 2.2 μF decoupling capacitor as close to the REF pin as possible. Lower decoupling capacitance values may be used with slight performance degradations (for example, 1 μF). See the [Reference Circuit Design](#page-41-0) section for more recommendations for pairing voltage references with the AD4052.

Reference Selection Modes

The AD4052 V_{REF} voltage can be sourced from either the REF input pin or the VDD supply pin. By default, the REF pin acts as the V_{RFF} source, and this setting is the intended mode to achieve the performance specifications given in [Table 1.](#page-2-0) The VDD supply option is provided to support low-power measurements where accuracy is not critical or to allow the system to power cycle the voltage reference for long periods of time to save system power. The V_{RFF} source option is controlled with the REF_SEL bit in the ADC_CON-FIG register (see [Table 38](#page-53-0)).

The AD4052 includes an automated gain scaling function, where the ADC core samples the REF voltage as a fraction of the VDD supply voltage and stores the appropriate gain scaling value into the MON VAL register, such that using VDD as the V_{RFF} source has the same ADC transfer function as REF. This allows the system to power down the voltage reference circuitry for extended periods of time with similar levels of performance. See the [Achieving High](#page-42-0) [Accuracy with Reference Shutdown](#page-42-0) section for a detailed description of the automated gain scaling feature.

Figure 39. Reference Source Selection

039

DIGITAL PROCESSING FEATURES

Figure 40. AD4052 Digital Processing Functionality

The AD4052 includes several data processing features that can be applied to ADC data to offload computations from the digital host processor. Figure 40 shows a block diagram of the available data processing functions. Functionality and configuration of each block is described in detail in following sections. Note that these digital processing functions are not used in the autonomous modes.

Gain Scaling

The gain scaling function applies a 16-bit unsigned digital gain factor to the 16-bit ADC results. Gain scaling can be applied to calibrate out system gain error. The gain scaling factor is set by the MON_VAL bit field in the MON_VAL scaling register with the following equation:

$$
Code_{OUT} = Code_{IN} \times (^{MON_VAL}/_{0x8000})
$$
 (1)

where $0x0000 \leq MON$ VAL $\leq 0x$ FFFF, giving an effective gain range of 0 to 1.99997.

Gain scaling can also be used to scale the ADC transfer function when using the VDD supply as the V_{REF} source (see the [Reference](#page-18-0) [Selection Modes](#page-18-0) section). The AD4052 can be configured to measure the ratio of the VDD supply and the REF input voltage and automatically adjust the MON_VAL register value to set the transfer functions to be the same. The external voltage reference circuitry can then be powered down to reduce system power dissipation. See the [Achieving High Accuracy with Reference Shutdown](#page-42-0) section for more information.

Note that applying gain to the samples can cause numerical saturation when Code_{OUT} in Equation 1 exceeds the 16-bit full scale (see the Full-Scale Saturation section). Ensure the MON_VAL bit field is set accordingly to prevent the gain scaling block output from saturating.

Gain scaling is disabled by default and enabled by setting the SCALE EN bit field in the ADC CONFIG register to 1 (see [Table](#page-53-0) [38](#page-53-0)).

Full-Scale Saturation

The conversion results saturate digitally (prior to any data processing) when the sampled analog input voltage exceeds the input range limits specified in [Table 1.](#page-2-0) The AD4052 includes saturation blocks at the output of the ADC core and the output of the gain scaling block that detect when the digital output codes or the ADC core and gain scaling block reach the maximum or minimum values, respectively.

The OVER RNG ERR and UNDER RNG ERR flags in the DE-VICE_STATUS register are set when either of the saturation blocks detect a maximally or minimally saturated code. In differential mode, the 16-bit results saturate maximally at 0x7FFF and minimally at 0x8000. In single-ended mode the 16-bit results saturate maximally at 0xFFFF and minimally at 0x0000. (See the [Transfer](#page-16-0) [Function](#page-16-0) section for a description of differential and single-ended modes.)

The OVER_RNG_ERR and UNDER_RNG_ERR flags can be periodically polled when using the block averaging filter to verify none of the filter input data has saturated. The OVER_RNG_ERR and UNDER_RANGE_ERR flags are write-1-to-clear bits, and therefore, hold their states until the digital host is able to poll them.

Block Averaging Filter

The AD4052 includes a block averaging filter with programmable averaging ratios (N_{AVG}) from 2 to 4096. The block averaging filter is automatically enabled when the device is in averaging mode or burst averaging mode. The block averaging filter exhibits a SINC1 frequency response. [Figure 41](#page-20-0) shows the frequency response of the averaging filter for N_{AVG} of 2, 4, 8, 16, and 32.

When enabled, the block averaging filter accumulates a block of 16-bit ADC results before generating a 20-bit averaged result. N_{AVG} refers to the number of ADC samples per averaged result. The block averaging filter is reset (cleared) after processing each block of N_{AVG} samples. The N_{AVG} configuration is set by the AVG_WIN_LEN bit field in the AVG_CONFIG register (see [Table](#page-54-0) [39](#page-54-0)) using the following equation:

$$
N_{AVG} = 2^{AVG_WIN_LEN + 1} \tag{2}
$$

Figure 41. Frequency Response Examples for the Block Averaging Filter

INTERNAL TIMER

The AD4052 includes an internal timer to generate the ADC sampling clock in burst averaging mode and autonomous modes. The sampling frequency in these modes is set by the FS_BURST_AU-TO bit field in the TIMER_CONFIG register and ranges from 2 MSPS to 111 SPS. See [Table 42](#page-55-0) in the [Register Details](#page-48-0) for the full set of nominal sampling clock frequencies (f_{OSC}) offered on the AD4052. The actual sampling frequency in these modes is guaranteed to be within $\pm 15\%$ of f_{OSC} (see [Table 2](#page-5-0)).

The internal timer also controls the DEV_EN signal delay (see the [Device Enable Signal](#page-22-0) section). The t_{PWR} _{ON} delay is set by the TIMER_PWR_ON bit field, which is also in the TIMER_CONFIG register. The t_{PWR} $_{ON}$ settings range from 0.5 μs to 9000 μs. See [Table 42](#page-55-0) in the [Register Details](#page-48-0) section for the full set of nominal t_{PWR_ON} delay options.

POWER SUPPLIES

The AD4052 has the following three power domains, the ranges for which are given in [Table 1:](#page-2-0)

- ► VDD is the analog supply rail
- ► CLDO is the +1.8 V ADC core supply rail, generated by an internal +1.8 V LDO
- ► VIO is the digital interface logic supply rail

The VDD and VIO supplies must be supplied externally. The CLDO supply is generated internally by an internal +1.8 V LDO sourced by the VDD rail. The VDD supply current is a function of the ADC sampling rate, because it supplies the internal LDO that then supplies the SAR ADC core (see the [VDD Power Dissipation](#page-44-0) section). In sleep mode, the internal LDO is powered down to reduce the VDD standby current to 10 nA (see [Table 1](#page-2-0) and the [Sleep Mode](#page-32-0) section).

The AD4052 has no power supply sequencing requirements. The minimum allowable rise time for the VDD and VIO supplies is 100

μs. It is recommended to perform a device reset after the VDD and VIO supplies are stable (see the [Power-On Reset](#page-37-0) section).

It is recommended to decouple the VDD, CLDO, and VIO pins to GND each with a 1 μ F capacitor. When selecting VDD as the V_{RFF} source (as described in the [Reference Selection Modes](#page-18-0) section), or when driving the VDD and REF pins with a common external source, it is recommended to decouple VDD and REF with a shared 2.2 μF capacitor.

COMPARATOR OPERATION

The AD4052 ADC core offers a lower power, 12-bit window comparator mode for autonomous threshold detection and monitoring. [Figure 42](#page-21-0) shows a simplified schematic of the window comparator used in the autonomous modes.

The AD4052 has two autonomous sampling modes, as described in the [Autonomous Modes](#page-29-0) section. When either of the autonomous modes are enabled, the ADC enters comparator mode, and the internal timer acts as the sampling clock (see the Internal Timer section). The comparator steps through a sequence of comparisons against four user-programmable threshold regions on each sample and generates alert flags and hardware interrupts when the signal enters those regions.

[Figure 43](#page-21-0) illustrates the out-of-bounds regions set by the maximum and minimum threshold values. The maximum and minimum thresholds are user-programmable via the MAX_LIMIT and MIN_LIMIT bit fields. The MAX_LIMIT and MIN_LIMIT fields are each 12 bits wide for 12-bit comparator resolution. There are also independent hysteresis settings for maximum and minimum limits, set by the MAX_HYST and MIN_HYST fields, respectively, which define a second set of limits for auto-clearing the alert signals. See the [Autonomous Modes](#page-29-0) section for more information.

The data format of the MAX_LIMIT and MIN_LIMIT fields corresponds to the selected input range mode (as described in the [Transfer Function](#page-16-0) section). The MAX_LIMIT and MIN_LIMIT fields are in twos complement in differential mode (DATA_FORMAT = 1'b1) and straight binary in single-ended mode (DATA_FORMAT = 1'b0). The MAX_HYST and MIN_HYST fields are always straight binary regardless of input mode setting.

The comparator includes two alert signals and two sticky alert bits in the register map. The MAX INTR and MIN INTR signals are the alert signals for maximum and minimum threshold events, respectively. The MAX_INTR and MIN_INTR signals may be routed to either or both of the GP0 and GP1 pins (see the [Interrupts and](#page-22-0) [Control Signals](#page-22-0) section). The MAX_FLAG and MIN_FLAG bits are sticky, write-1-to-clear bits in the DEVICE_STATUS register. The DEVICE_STATUS register also includes a threshold overrun bit (THRESH_OVERRUN) that is set whenever the comparator tries to set either the MAX_FLAG or MIN_FLAG bits before they have been cleared.

Figure 42. Simplified Schematic of Autonomous Mode Window Comparator

Figure 43. Threshold Event Regions

INTERRUPTS AND CONTROL SIGNALS

The AD4052 generates several digital signals for synchronizing the analog front-end and digital back-end processes to the ADC sampling. These signals can be assigned to the two general purpose pins (GP0 and GP1) via the GP0_MODE and GP1_MODE fields in the GP_CONFIG register, respectively. The following sections describe the functionality and timing details for each of the AD4052 digital signals. Table 13 and [Table 40](#page-54-0) list the GPx signal assignments that correspond to each GPx_MODE bit field setting.

Static Logic Outputs

The AD4052 GP0 and GP1 digital outputs can be set to a static logic low or logic high level. This function allows the digital host to control logic settings for external devices through the AD4052 SPI and reduces the required number of GPIO resources. The logic output voltage specifications and corresponding load current conditions are given by V_{OL} and V_{OH} in [Table 1](#page-2-0).

Data Ready Signal

The data ready signal (RDY) is an active-low interrupt signal that indicates when new ADC data are ready to read via the SPI. In sample mode, RDY goes high at the start of the conversion phase and returns low at the end of the conversion phase to indicate a new 16-bit result is available (see [Figure 49\)](#page-26-0). In averaging and burst averaging modes, \overline{RDY} goes low after N_{AVG} conversions to indicate a new 20-bit averaged result is available (see [Figure 51](#page-27-0) and [Figure 53\)](#page-28-0).

Threshold Alert Signals

The comparator threshold alert signals MAX_INTR and MIN_INTR can be routed to the GP0 or GP1 pins via the GP0_INTR and GP1 INTR signals (see the [Autonomous Modes](#page-29-0) section). Either of the GPx_INTR signals can be assigned to the MAX_INTR signal, the MIN_INTR signal, or the logical OR of both, giving the flexibility to either drive independent hardware interrupts for maximum and minimum crossings or to combine together for a single interrupt. By default, MAX_INTR is assigned to GP1_INTR and MIN_INTR is assigned to GP0_INTR.

The mapping of the alert signals to the GPx pins is controlled via the GP0_INTR_EN and GP1_INTR_EN bit fields in the INTR_CON-FIG register (see Table 14 and [Table 41](#page-55-0)).

Table 14. GPx_INTR Settings

Device Ready Signal

The device ready signal (DEV_RDY) is an active-high signal that indicates when the AD4052 completes power-up or reset routines and is ready to accept serial interface communications. The DEV RDY signal is routed to the GP1 pin after power-up or reset, so the digital host can monitor it to know when the AD4052 is active. See the [Device Reset](#page-37-0) section for timing diagrams of the DEV RDY signal.

Device Enable Signal

The AD4052 includes a signal chain power-cycling control signal called DEV_EN. The DEV_EN signal synchronizes the enable and power-down states of signal chain devices (such as amplifiers, sensors, and voltage references) with the ADC sampling instant, optimizing system power consumption while minimizing sampling error from power-on delays. [Figure 44](#page-23-0) shows a typical application circuit utilizing the DEV_EN signal to power down an amplifier between samples.

When the DEV EN signal is enabled, the internal timer acts as a one-shot timer triggered by the CNV rising edge. The timer delay $(t_{PWR\;ON})$ controls how long the amplifier is powered on before the ADC sampling instant and is programmable to tailor to the connected device's specific power-on settling time specifications. [Table 42](#page-55-0) in the [Register Details](#page-48-0) section shows the nominal t_{PWR} $_{ON}$ settings available via the TIMER_PWR_ON bit field.

The DEV EN signal is enabled by assigning it to either the GP0 or GP1 digital outputs (see Table 13). The DEV EN signal can be configured as active high or active low via the DEV_EN_POL bit field in the GP_CONFIG register (see [Table 40](#page-54-0)). DEV_EN is active high by default.

[Figure 54](#page-29-0) and [Figure 55](#page-29-0) in the [Modes of Operation](#page-24-0) section show timing diagrams of the DEV EN signal and ADC sampling instant relative to CNV rising edge. In sample mode and averaging mode, DEV EN deasserts after each conversion. In burst averaging mode, DEV EN remains asserted until the last conversion in the burst of samples. DEV EN is not supported in the autonomous modes.

Figure 44. Typical Application Circuit with DEV_EN Signal

Table 15 shows an overview of the AD4052 functional modes. ADC and serial interface functionality for each mode is given in the subsequent sections.

Configuration mode is the default AD4052 operating mode following power-up and device resets. The remaining operating modes are selected via the configuration registers as shown in Table 15. The SPI protocol for register writes and reads is described in the [Configuration Mode](#page-33-0) section.

[Figure 47](#page-25-0) shows the AD4052 operating mode selection as a state machine diagram. The ENTER_ADC_MODE bit field controls whether the AD4052 is in configuration mode or in one of the five ADC modes as shown in Table 15. Configure the ADC_MODE and AUTO_MODE fields before setting ENTER_ADC_MODE to 1'b1 to select the desired operating mode. *Table 15. AD4052 Functional Modes*

Setting the ENTER ADC MODE to 1'b1 via a register write triggers the AD4052 to transition from configuration mode to the selected ADC mode (see Figure 45).

The exit command triggers the AD4052 to transition from the active ADC mode back to configuration mode. When the AD4052 receives the exit command, it internally resets the ENTER_ADC_MODE bit to 1'b0. The exit command consists of the code 5'b10101 clocked in on the SDI pin on the first 5 SCLK rising edges following the CS falling edge. Figure 46 shows a timing diagram for the exit command. The t_{CONF} specification indicates the minimum delay between the exit command $\overline{\text{CS}}$ rising edge and when the AD4052 can receive new register read and write SPI transactions (see [Table](#page-6-0) [5](#page-6-0) and [Table 6\)](#page-6-0).

Figure 45. ENTER_ADC_MODE Timing Diagram

Figure 46. Exit Command Timing Diagram

Figure 47. AD4052 State Machine Diagram

SAMPLE MODE

In sample mode, a rising edge of the CNV signal triggers a single conversion. At the end of the conversion, the AD4052 generates a 16-bit result that the digital host reads via the SPI. [Table 15](#page-24-0) lists the configuration register settings to select sample mode. Figure 48 shows a typical connection diagram for the AD4052 digital interface, which includes a recommended 200 Ω series resistor close to the CNV pin.

Figure 49 shows an interface timing diagram for sample mode. The t_{CONV} specification quantifies the time delay between the CNV rising edge and the end of conversion. The digital host must wait for the maximum t_{CONV} delay before asserting \overline{CS} and reading the result over the SPI. The RDY signal acts as an optional hardware interrupt to synchronize SPI reads to the ADC sampling phases (see the [Data Ready Signal](#page-22-0) section). To ensure optimal performance, the digital host must also observe the t_{QUIET} specification which defines the minimum delay between the final SCLK falling edge and the next CNV rising edge.

By default, the output data are 16-bits long and are clocked out on the SDO on each SCLK falling edge. Sample mode also offers an optional sign-extension byte and CRC byte that can be appended to the 16-bit ADC data. See the [ADC Mode Output Data Format](#page-36-0) section for details on the sample mode SDO data formatting options.

In sample mode, the maximum sampling rate (f_S) is limited by the output data rate of the SPI (f_{ODR}), which is a function of the output data length and serial clock frequency (f_{SCLK}). See the [Calculating](#page-45-0) [Serial Interface Output Data Rate](#page-45-0) section for details on estimating the maximum achievable f_S for the given operating conditions.

When the DEV EN signal is enabled, the start of the conversion is delayed by the programmable t_{PWR ON} delay, relative to the CNV rising edge. See the [Device Enable Signal](#page-22-0) section and [Figure 54](#page-29-0) for specific timing details when using the DEV EN signal.

Figure 48. Sample Mode Example Connection Diagram

Figure 49. Sample Mode Timing Diagram

AVERAGING MODE

In averaging mode, each rising edge of the CNV signal triggers a conversion to start, and the averaging filter accumulates multiple consecutive conversion results to generate a 20-bit averaged result. [Table 15](#page-24-0) lists the configuration register settings to select averaging mode. Figure 50 shows a typical connection diagram for the AD4052 digital interface, which includes a recommended 200 Ω series resistor close to the CNV pin.

Figure 51 shows an interface timing diagram for averaging mode. All timing specifications in Figure 51 are given in the [Timing](#page-5-0) [Specifications](#page-5-0) section. The ADC sampling period (t_{CYC}) is set by the period of the CNV signal, and the output data rate (f_{ODR}) of the averaging filter is f_S divided by the averaging ratio (N_{AVG}). Larger averaging ratios yield greater noise reduction and resolution improvements, but slower f_{ODR} . The averaging filter supports averaging ratios from 2 to 4096 and is set by the AVG_WIN_LEN bit field, as described in the [Block Averaging Filter](#page-19-0) section.

The digital host must wait for the averaged result to be ready before asserting CS to start an SPI frame. The RDY signal acts as an optional hardware interrupt to synchronize the SPI reads to the

ADC sampling phases (see the [Data Ready Signal](#page-22-0) section). To ensure optimal performance, the digital host must also observe the t_{OUIFT} specification that defines the minimum delay between the final SCLK falling edge and the next CNV rising edge.

By default, the averaging mode output data are 24-bits long, including the 20-bit averaged ADC data with 4-bits of sign extension. Averaging mode also offers an optional sign-extension byte and CRC byte that can be appended to the 24-bit data. See the [ADC](#page-36-0) [Mode Output Data Format](#page-36-0) section for details on the averaging mode SDO data formatting options.

In averaging mode, the maximum sampling rate (f_S) is limited by the output data rate of the SPI (f_{ODR}), which is a function of the output data length and serial clock frequency (f_{SCLK}) . See the [Calculating](#page-45-0) [Serial Interface Output Data Rate](#page-45-0) section for details on estimating the maximum achievable f_S for the given operating conditions.

When the DEV EN signal is enabled, the start of the conversion is delayed by the programmable t_{PWR ON} delay, relative to the CNV rising edge. See the [Device Enable Signal](#page-22-0) section and [Figure 54](#page-29-0) for specific timing details when using the DEV EN signal.

Figure 50. Averaging Mode Example Connection Diagram

Figure 51. Averaging Mode Timing Diagram

BURST AVERAGING MODE

In burst averaging mode, a rising edge of the CNV signal triggers the internal timer to perform a burst of conversions for the averaging filter to accumulate and generate a 20-bit averaged result. [Table 15](#page-24-0) lists the configuration register settings to select burst averaging mode. Figure 52 shows a typical connection diagram for the AD4052 digital interface, which includes a recommended 200 Ω series resistor close to the CNV pin.

Figure 53 shows an interface timing diagram for burst averaging mode. All timing specifications in Figure 53 are given in the [Timing](#page-5-0) [Specifications](#page-5-0) section. The ADC sampling period (t_{CYC}) is set by the internal timer frequency (f_{OSC}), and the number of samples per burst is set by the averaging ratio (N_{AVG}). [Table 42](#page-55-0) lists the options for $f_{\rm OSC}$. The averaging filter supports averaging ratios from 2 to 4096 and is set by the AVG_WIN_LEN bit field, as described in the [Block Averaging Filter](#page-19-0) section.

The digital host must wait for the averaged result to be ready before asserting CS to start an SPI frame. The RDY signal acts as an optional hardware interrupt to synchronize the SPI reads to the ADC sampling phases (see the [Data Ready Signal](#page-22-0) section). The

total latency between the CNV rising edge and data ready is given by the following equation:

$$
\frac{(N_{AVG}-1)}{f_{OSC}} + t_{CONV} \tag{3}
$$

To ensure optimal performance, the digital host must also observe the t_{OUIFT} specification that defines the minimum delay between the final SCLK falling edge and the next CNV rising edge.

By default, the burst averaging mode output are 24-bits long, including the 20-bit averaged ADC data with 4-bits of sign extension. Burst averaging mode also offers an optional sign extension byte and CRC byte that can be appended to the 24-bit data. See the [ADC Mode Output Data Format](#page-36-0) section for details on the burst averaging mode SDO data formatting options.

When the DEV EN signal is enabled, the start of the burst of conversions is delayed by the programmable t_{PWR} $_{ON}$ delay, relative to the CNV rising edge. The DEV EN signal remains asserted until the end of the burst of samples. See the [Device Enable Signal](#page-22-0) section and [Figure 55](#page-29-0) for specific timing details when using the DEV EN signal.

Figure 52. Burst Averaging Mode Example Connection Diagram

Figure 53. Burst Averaging Mode Timing Diagram

DEV_EN TIMING DIAGRAMS

Figure 54. Sample Mode and Averaging Mode Timing with DEV_EN Enabled

Figure 55. Burst Averaging Mode Timing with DEV_EN Enabled

AUTONOMOUS MODES

The autonomous modes allow the AD4052 to autonomously monitor the input signal to detect out-of-range events. The autonomous modes feature lower power dissipation than nonautonomous modes, because the ADC core enters a low-power comparator mode, as described in the [Comparator Operation](#page-20-0) section (see [Table](#page-2-0) [1](#page-2-0) for power dissipation specifications for each mode).

The AD4052 offers two autonomous modes, monitor mode and trigger mode. Both autonomous modes are described in the subsequent sections. When either autonomous mode is selected, the ADC core functions as a window comparator, and the ADC sampling clock is driven by the internal timer, as described in the [Comparator Operation](#page-20-0) section. The sampling clock frequency is set by the FS_BURST_AUTO bit field in the TIMER_CONFIG register (see [Table 42\)](#page-55-0).

The comparator performs four sample-and-comparison operations in a repeated sequence as follows, each taking one sample period to execute, for a total sequence time of four sample periods:

- **1.** $V_{IN} \geq MAX$ LIMIT
- 2. V_{IN} ≤ MAX_LIMIT MAX_HYST
- **3.** $V_{IN} \geq MIN$ LIMIT + MIN HYST
- **4.** $V_{IN} \leq MIN$ LIMIT

The comparator includes two hardware alert signals for the maximum and minimum threshold events (MAX INTR and MIN_INTR, respectively). These signals can be assigned to either or both of the GP0 and GP1 pins, as described in the [Threshold Alert](#page-22-0)

[Signals](#page-22-0) section. [Figure 58](#page-32-0) shows a typical connection diagram for a microcontroller using these alert signals as hardware interrupts.

Monitor Mode

In monitor mode, the AD4052 continuously operates in autonomous mode until the digital host sends the exit command to put it back into configuration mode (see [Figure 47](#page-25-0)). Monitor mode makes use of the user-programmable hysteresis settings to self-clear the MAX INTR and MIN INTR signals when the input signal goes back in range (see [Figure 43](#page-21-0)).

Figure 56 shows a flowchart for register configuration, the comparison sequence operations, and the behavior of the hardware interrupts and alert flags following threshold crossings in monitor mode. [Table 15](#page-24-0) lists the configuration register settings to select monitor mode.

When the maximum or minimum threshold crossings are detected, the MAX_INTR or MIN_INTR signal asserts, respectively. The internal timer continues to generate the sampling clock, and the MAX_INTR or MIN_INTR signal is deasserted when the sampled input signal is back in bounds as set by the MAX_HYST and MIN_HYST bit fields, respectively.

The MAX_FLAG or MIN_FLAG bit is also asserted when MAX_INTR or MIN_INTR asserts, respectively. The MAX_FLAG and MIN_FLAG are sticky and do not self-clear when the signal goes back in range. It is recommended to reset the MAX_FLAG and MIN_FLAG bits after sending the exit command and before returning to autonomous mode.

Figure 56. Monitor Mode Flowchart

Trigger Mode

In trigger mode, threshold crossings trigger the AD4052 to automatically perform a 16-bit conversion of the input signal and transition into sample mode. The corresponding alert signals and status bits are asserted to send an interrupt to the digital host. The host can then read the 16-bit result from the SPI as described in the sample mode section or from the MAX_SAMPLE_REG or MIN_SAMPLE_REG registers in configuration mode.

Figure 57 shows a flowchart for register configuration, the comparison sequence operations, and the behavior of the hardware interrupts and alert flags following threshold crossings in trigger mode. [Table 15](#page-24-0) lists the configuration register settings to select trigger mode.

When a maximum or minimum crossing is detected, the MAX_INTR or MIN_INTR signal asserts, respectively. The internal timer is disabled to stop autonomous sampling, and the ADC core powers up to convert the input signal. [Figure 59](#page-32-0) shows a timing diagram

NO

for the threshold detection and ADC sampling in trigger mode. Following the threshold event, the firmware can either continue operating the AD4052 in sample mode to perform more conversions, or the firmware can send the exit command to put the device into configuration mode and read the alert registers. The MAX_INTR and MIN_INTR signals hold their states until the host sends the exit command to transition to register mode.

Note that following the transition to sample mode, the ADC_MODE bit field in the register map is internally overwritten to 2'h0 and must be rewritten to 2'h3 to reenter autonomous mode.

The MAX_FLAG or MIN_FLAG bit is also asserted when MAX_INTR or MIN_INTR asserts, respectively. The MAX_FLAG and MIN_FLAG bits are sticky and do not clear until the host sets them to 1'b1 with a register write. It is recommended to reset the MAX_FLAG and MIN_FLAG bits after sending the exit command and before returning to autonomous mode.

EXIT COMMAND

CONFIGURATION MODE

SET SAMPLING RATE WITH
<FS_BURST_AUTO> SET MAX AND MIN THRESHOLDS WITH
<MAX LIMIT> AND <MIN LIMIT>

ENABLE MAX_INTR AND MIN_INTR WITH
<GPx_INTR_EN> AND <GPx_MODE>

Figure 57. Trigger Mode Flowchart

UPDATE
MAX_INTR AND MIN_INTR

YES

THRESHOLD
CROSSED?

Autonomous Mode Diagrams

Figure 58. Autonomous Mode Example Connection Diagram

Figure 59. Trigger Mode Timing Diagram

SLEEP MODE

In sleep mode, the AD4052 powers down all functional blocks, except the digital interface, to achieve an ultra-low power consumption of 430 nW for extended periods of idle time (see [Table 1\)](#page-2-0). Set the POWER_MODE bit field in the DEVICE_CONFIG register to 2'h3 to put the AD4052 into sleep mode.

The internal LDO is powered down and stops supplying the +1.8 V CLDO supply while in sleep mode. This feature powers down the ADC core and most other functional blocks. The digital interface remains active, so the digital host can rewrite the POWER_MODE bit field to 2'h0 to exit sleep mode and power up the device. When the device exits sleep mode, it enters configuration mode. The configuration register states persist, so the digital host does not need to reprogram the device configuration after exiting sleep mode.

The AD4052 digital interface includes a 4-wire SPI for serial data transfer, a CNV input for triggering ADC conversions, and two general-purpose digital outputs, GP0 and GP1. The SPI is primarily used for reading and writing the AD4052 configuration registers and for reading ADC results. The [Modes of Operation](#page-24-0) section describe the SPI functionality and protocols for each operating mode.

A 200 Ω series resistor is recommended between the AD4052 CNV pin and the digital host (see [Figure 67\)](#page-39-0). When using pull-up or pull-down resistors on the digital traces, 100 kΩ is recommended to minimize excess power dissipation.

The AD4052 SPI follows clock polarity (CPOL) = clock phase (CPHA) = 0 protocol, where the SCLK signal idles low, data is latched on SDI on SCLK rising edge, and data is updated on SDO on SCLK falling edge.

The AD4052 includes a CRC for register reads and writes and ADC data reads supporting robust data transfers. The ADC data are formatted to integer multiples of bytes to maximize compatibility with microcontroller internal memory transfer operations such as direct memory access (DMA) transfers from the SPI to the central processing unit (CPU). See the [ADC Mode Output Data Format](#page-36-0) section for details on CRC and sign extension.

The interface logic level is set by the VIO supply voltage, as specified in [Table 1](#page-2-0). The AD4052 supports 1.8 V, 2.5 V, and 3.3 V logic systems. Note that the SPI timing specifications differ between each operating mode and for different VIO logic levels (see the [Timing Specifications](#page-5-0) section).

CONFIGURATION MODE

Configuration mode is used to read and write to the user registers that configure the AD4052 operating modes and features. Configuration mode is the default operating mode following power-up and device resets. In configuration mode, the digital host accesses the user registers via the SPI, and the AD4052 CNV input is ignored to prevent the ADC core from performing unnecessary conversions. Register reads and writes are supported only in configuration mode.

Figure 60 shows the data format for register reads and writes in configuration mode. Register reads and writes consist of an instruction phase followed by a data phase. The following sections provide further details about each phase of register read and write transactions.

Instruction Phase

The instruction phase begins following each $\overline{\text{CS}}$ falling edge. There is only one instruction phase per SPI frame, and the instruction phase is followed by one or more data phases. The instruction phase consists of the R/\overline{W} bit, followed by the address of the register being accessed (REG_ADDR). Data are latched on the SDI input on the SCLK rising edges. The R/\overline{W} bit specifies if the SPI transaction is a register read or a register write. Set R/ \overline{W} to 1 for register reads and 0 for register writes. The AD4052 also outputs a status word (STATUS WORD) on SDO during the instruction phase (see the Status Word section).

The addresses for all configuration registers are given in the [Regis](#page-47-0)[ter Summary](#page-47-0) section. The default length of the instruction phase is 8-bits, with REG_ADDR length of 7-bits. The instruction phase can optionally be extended to 16-bits, with REG_ADDR length of 15-bits, in order to clock out the entire STATUS_WORD. Set the ADDR_LEN bit in the INTERFACE_CONFIG_B register to 0 to extend the instruction phase to 16-bits.

Status Word

The AD4052 instruction phase includes a status word (STA-TUS_WORD) for transmitting basic device state information to the digital host. The STATUS_WORD is clocked out on the SDO pin during the instruction phase, as shown in Figure 60. Table 16 shows the contents of the STATUS_WORD. All STATUS_WORD bits correspond to select bit fields from the configuration registers (see the [Register Details](#page-48-0) section).

The length of the STATUS WORD is either 1 byte or 2 bytes long and is equal to the length of the register access command as set by the ADDR LEN bit (see the Instruction Phase section). The least significant byte of the STATUS_WORD is always included, regardless of the ADDR_LEN setting. The most significant byte of the STATUS WORD is only included when the ADDR LEN bit is set to 0.

Data Phase

The data phase immediately follows the instruction phase. During the data phase, register data is either clocked out on the SDO pin (for register reads) or latched in on the SDI pin (for register writes). Each configuration mode SPI frame can have one or multiple data phases, as shown in Figure 61.

Each register address (REG_ADDR) corresponds to 1 byte of register memory, and each data phase must contain an integer

multiple of 8 bits (8 SCLK periods) for the register read or write to be considered valid. Registers are not updated if the register write data phase is not an integer multiple of 8 bits.

The AD4052 supports bulk register reads and writes for efficient access to contiguous sections of the register map. Figure 61 shows the SPI protocol for bulk register reads and writes. To perform bulk read and write register transactions, hold the $\overline{\text{CS}}$ signal low and continue issuing SCLK pulses to execute multiple data phases in succession. When streaming registers, the instruction phase defines the REG_ADDR for the first data phase, and in each subsequent data phase the address decrements by 1.

When the interface CRC is enabled, a CRC byte is appended for each data phase byte (see the [Register Access CRC](#page-35-0) section).

Figure 61. Streaming Registers in Configuration Mode

Register Access CRC

The AD4052 includes optional error checking for register reads and writes based on CRC-8, using the following polynomial:

$$
x^8 + x^2 + x + 1 \tag{4}
$$

The CRC is enabled by setting the CRC_EN and CRC_EN_B bit fields to 0x1 and 0x2, respectively. When the CRC is enabled, an 8-bit checksum code is appended to each register data byte, as shown in [Figure 61.](#page-34-0) The value of the checksum is calculated from the data read or written over the SPI, which allows the AD4052 and the digital host to detect corrupted serial communications.

When the AD4052 receives a checksum that is inconsistent with its corresponding SPI transaction, the transaction is considered invalid, and the SPI_CRC_ERR bit in the INTERFACE_STATUS_A register is set to 1. The SPI_CRC_ERR bit is a write-1-to-clear bit

(R/W1C). When the CRC is enabled, it is recommended to check the SPI_CRC_ERR bit after each register read and write attempt.

When a register write has an invalid CRC, the contents of the register are not updated. For bulk register writes such as those shown in [Figure 61,](#page-34-0) the AD4052 also ignores data for registers following the invalid CRC. When a register read has an invalid CRC, the digital host must discard the received data and retry the register read.

The CRC-8 calculation is seeded by a nonzero value to detect if the data lines are stuck low. The seed for the first CRC following each CS falling edge is 0xA5. When performing bulk reads or writes, the seed for all subsequent CRCs is the least significant byte (LSByte) of the current register address. Table 17 summarizes the data and seed values for all possible register read and write transactions in configuration mode.

ADC MODE OUTPUT DATA FORMAT

This section describes the SPI output data format for the ADC modes described in the [Modes of Operation](#page-24-0) section (sample mode, averaging mode, burst averaging mode, and trigger mode). The output word consists of the ADC results (ADC_DATA) and optional sign extension (SE_BYTE) and CRC bytes (CRC). The output word length is always an integer multiple of bytes to ensure compatibility with digital host serial interface and data packet transfers (such as DMA), which are often segmented into integer multiples of bytes.

Figure 62 shows all supported formats for sample and trigger modes, and Figure 63 shows all supported formats for averaging and burst averaging modes.

In sample and trigger modes, the ADC_DATA are 16 bits (2 bytes) long. In averaging and burst averaging mode, the ADC_DATA are 20 bits long with 4 bits of sign extension (SE_BITS) for a total of 24 bits (3 bytes). The ADC_DATA are either twos complement or straight binary depending on the DATA_FORMAT bit setting (see the [Transfer Function](#page-16-0) section).

Sign-Extension Byte

The optional SE_BYTE allows the AD4052 output word length to match the digital host data transfer size, if needed. When enabled, a byte of MSB sign-extension is added to the ADC data. For example, the default ADC output word length in burst averaging mode is 3 bytes. However, the SE_BYTE can convert the output word to 4 bytes for direct compatibility with a 4-byte DMA transfer. The ADC DATA are right-justified to maintain the integer values without bit-shifting in software.

The SE_BYTE is enabled by setting the SIGN_EXT_EN bit to 1. The SE_BYTE is disabled by default.

ADC CRC

When the CRC is enabled, an 8-bit checksum code is appended to the ADC result on the SDO pin. The CRC checksum is calculated using the same polynomial given in [Equation 4](#page-35-0) with the SDO data as the input and a seed value of 0xA5 for all reads. The CRC is enabled with the CRC_EN and CRC_EN_B bit fields, as described in the [Register Access CRC](#page-35-0) section. The CRC is disabled by default.

Figure 62. SPI Data Formats for Sample Mode and Trigger Mode

Figure 63. SPI Data Formats for Averaging Mode and Burst Averaging Mode

DEVICE RESET

A device reset returns the device registers to the default settings and puts the AD4052 into configuration mode. The following sections describe the AD4052 device reset mechanisms.

The AD4052 includes a hardware interrupt signal (DEV_RDY) that indicates when the device reset is complete. The DEV_RDY signal is active high and is assigned to the GP1 pin by default, so the digital host can monitor the GP1 pin for a rising edge to inform the firmware that the AD4052 SPI is ready. See the [Device Ready](#page-22-0) [Signal](#page-22-0) for more information.

The DEVICE_RESET bit in the DEVICE_STATUS register indicates when a device reset has occurred. The DEVICE_RESET bit is a write-1-to-clear bit and holds its state until the host writes it to the value 1'b1. The DEVICE_RESET bit can be referenced to confirm a reset executed as expected or if an unintended reset occurred (for example, if the power supplies failed during operation).

Reset Bits

A reset is initiated by setting both the SW_RESET and SW_RE-SETX bits in the INTERFACE CONFIG \overline{A} register to 1'b1 in the same write instruction (see the [Interface Configuration A Register](#page-48-0) section). Two reset bit fields are used to reduce the likelihood of an unintended reset from interference on the SPI signals. The reset bits are only available in configuration mode, because they are located in the INTERFACE_CONFIG_A configuration register.

Figure 64 shows the timing diagram for resetting the AD4052 with the reset bits. The digital host must wait for the t_{REF} delay to elapse before initiating SPI transactions (see [Table 1](#page-2-0)).

Reset Pattern

The reset pattern shown in Figure 65 allows the digital host to reset the AD4052 from any of its operating modes. The reset pattern is equivalent to an 18-byte SPI write with the code 48'hFFFF FFFF FFFE repeated three times.

Figure 65 shows the timing diagram for resetting the AD4052 with the reset bits. The digital host must wait for the t_{RFSFT} delay to elapse before initiating SPI transactions (see [Table 1](#page-2-0)).

Power-On Reset

The AD4052 is designed to generate a power-on reset (POR) when the VDD and VIO rails are first applied or when the rails are power-cycled. A POR on the VDD or VIO supplies resets the state of the user configuration registers. The configuration registers are not reset when the AD4052 enters sleep mode and disables the internal LDO (see the [Sleep Mode](#page-32-0) section).

[Figure 66](#page-38-0) shows the timing diagram for the AD4052 PORs. The digital host must wait for the t_{RFSFT} delay after the power supplies are stable. Then the digital host must perform a reset with the reset bits or the reset pattern. Finally, an additional t_{RESFT} delay must elapse before performing other SPI transactions.

Figure 66. POR Timing Diagram

TYPICAL APPLICATIONS DIAGRAM

Figure 67 shows an example connection diagram with the AD4052. Common companion circuitry for the AD4052 includes power management, voltage reference circuitry, analog front-end and signal conditioning circuitry, and an SPI-compatible digital host (such as a microcontroller or a field programmable gate array (FPGA)).

The components shown in Figure 67 are general recommendations for best performance when operating the AD4052 at 2 MSPS and not intended for all use cases. The following sections provide more guidelines for component selection.

Figure 67. AD4052 Typical Application Diagram

ANALOG FRONT-END DESIGN

Wide Input Common-Mode Range

The AD4052 analog inputs feature a wide common-mode input voltage range that is only restricted by the absolute voltage range for each input (see [Table 1](#page-2-0)). The IN+ and IN− signals can span anywhere between 0 V and V_{RFF} without violating the common-mode input voltage specification (V_{CM}) , ensuring compatibility with both differential and single-ended type signals. The V_{CM} voltage is given in the following equation and illustrated in Figure 68.

The AD4052 converts the differential voltage between IN+ and IN−, and the common-mode signal is attenuated by the CMRR (see [Table 1](#page-2-0) and [Figure 18\)](#page-12-0).

Figure 68. AD4052 Wide Input Common Mode Range

AD4052 Equivalent Analog Input Model

As described in the [Analog Inputs](#page-18-0) section, the AD4052 analog inputs can be modeled as switched capacitive loads, with the IN+ and IN− inputs each connected to a 3.4 pF sampling capacitor through a set of sampling switches (SW1). As part of each conversion phase, the SW1 switch disconnects and reconnects the sampling capacitors (C_{1N}) from the IN+ and IN− pins, causing transient input current and voltage glitches at the output of the AFE circuit. The small C_{IN} of the AD4052 ensures the magnitude of the transient current and voltage spikes is minimal compared to other SAR ADCs, but the AFE must still be designed to settle these glitches quickly enough (before the next conversion) to meet the accuracy and performance specifications in [Table 1.](#page-2-0)

[Figure 69](#page-41-0) shows an equivalent load circuit model of the AD4052 IN+ and IN− inputs. SW1 represents the sampling switches and SW2 represents the C_{IN} reset switch. The SW1 switch opens at

the beginning of the conversion phase to sample the IN+ and IN− voltages on the C_{IN} capacitors. Before the start of the acquisition phase, the SW2 switch shorts the sampling capacitors together to reset them to a known, predictable state. Because the C_{IN} capacitance is the same for both IN+ and IN−, the reset voltages on each capacitor are equivalent and are given by the following equation:

$$
\frac{V_{IN} + V_{IN}}{2} \tag{6}
$$

where V_{IN^+} and V_{IN^-} are the sampled IN+ and IN− voltages, respectively. Note that this formula is the same as the common-mode input voltage formula given in Equation 5.

As mentioned in the [Converter Operation](#page-16-0) section, the AD4052 acquisition and conversion phases overlap. The acquisition phase starts 210 ns after the start of the conversion phase. At the start of the acquisition phase, the SW2 switch opens and the SW1 switch closes to reconnect C_{IN} to the AD4052 inputs to acquire the signal. At the instant SW1 closes, the IN+ and IN− inputs sink or source some charge from the AFE circuit to recharge the C_{IN} capacitors to the intended signal voltage. The transient current spike causes transient voltage glitches on each pin, with magnitudes that are a function of the amount of charge pulled by the C_{IN} capacitors and the output impedance of the AFE circuit.

The SW2 switch is implemented to minimize linearity errors if the AFE cannot completely settle the input glitch before the next conversion phase. The SW2 switch ensures the charge transfer per sample is linearly related to the input signal voltage. The worst-case current and voltage glitch magnitude occur when the differential input voltage is equal to V_{REF}. For example, when V_{IN}− = 0 V, and V_{IN+} = V_{REF} = 3.3 V, the charge transfer per sample is 5.6 pC into the IN− input and out of the IN+ input. The steady-state input current is, therefore, also linearly related to input voltage, as shown in [Figure 20.](#page-12-0) Settling error with the AD4052, therefore, appears as additional gain error rather than degradation in INL and THD.

An RC kickback filter is recommended on each of the IN+ and IN− pins to attenuate the voltage glitch on the output of the AFE circuit (see [Figure 67](#page-39-0)). The [Front-End Amplifier and RC Filter Design](https://www.analog.com/en/resources/analog-dialogue/articles/front-end-amp-and-rc-filter-design.html) [for a Precision SAR Analog-to-Digital Converter](https://www.analog.com/en/resources/analog-dialogue/articles/front-end-amp-and-rc-filter-design.html) article provides guidance for selecting the RC components of the kickback filter to ensure proper settling. [Table 18](#page-41-0) provides general RC component recommendations for the AD4052 for several sample rates (R_{FIIT} and C_{FII} are the resistor and capacitor values in the RC kickback filter, respectively). The values in [Table 18](#page-41-0) are provided for initial guidance, and the system designer must verify the companion amplifier is stable driving these RC loads.

The AD4052 [LTspice](https://www.analog.com/en/resources/design-tools-and-calculators/ltspice-simulator.html) model emulates the equivalent analog input model shown in [Figure 69](#page-41-0) when configured for transient simulations.

Figure 69. AD4052 Equivalent Input Load Model

Noise and Distortion Considerations

The noise and distortion specifications of the AFE circuit must be considered, because they combine with the AD4052 noise and distortion specifications to determine the overall system performance. The total system noise $(v_{N, TOTAL})$ is the root sum of squares (RSS) of the AFE RMS noise ($v_{N, AFE}$) and ADC RMS noise ($v_{N, ADC}$), referred to the inputs of the AD4052 as shown the following equation:

$$
\nu_{N, TOTAL} = \sqrt{\nu_{N, AFE}^2 + \nu_{N, ADC}^2}
$$
 (7)

[MT-049](https://www.analog.com/media/en/training-seminars/tutorials/MT-049.pdf) and *[MT-050](https://www.analog.com/media/en/training-seminars/tutorials/MT-050.pdf)* describe how to estimate v_{N,AFE} for operational amplifier circuits, as a function of the amplifier and passive component noise specifications and amplifier configuration. The *[Front-End](https://www.analog.com/en/resources/analog-dialogue/articles/front-end-amp-and-rc-filter-design.html) [Amplifier and RC Filter Design for a Precision SAR Analog-to-Dig](https://www.analog.com/en/resources/analog-dialogue/articles/front-end-amp-and-rc-filter-design.html)[ital Converter](https://www.analog.com/en/resources/analog-dialogue/articles/front-end-amp-and-rc-filter-design.html)* article describes how to estimate system SNR vs. $V_{N, AFE}$ and $V_{N, ADC}$.

As noted in the [AD4052 Equivalent Analog Input Model](#page-40-0) section, the primary purpose of the RC kickback filter between the AFE and the ADC is to minimize settling error and not to filter AFE noise

or perform anti-aliasing. The RC kickback filter bandwidth cannot be set arbitrarily low, and it is recommended to implement any additional noise or anti-alias filtering before or within the amplifier circuit instead of the RC kickback filter. NP0/C0G type dielectric capacitors are recommended for all capacitors used in the AFE circuit to minimize signal distortion artifacts caused by capacitor voltage and temperature derating.

REFERENCE CIRCUIT DESIGN

Equivalent REF Input Model

The AD4052 requires an external voltage reference to define the input range of the device. A low noise, stable reference is critical for maximizing accuracy and performance.

The AD4052 REF pin draws charge (Q_{CONV}) from the external reference circuit during each conversion phase to perform the SAR ADC bit trials. The REF input current (I_{RFF}) can, therefore, be expressed as a transient current load that occurs once per conversion and as an equivalent average DC current load that is

a function of the sample rate (see [Table 1](#page-2-0) and [Figure 21](#page-12-0)). The voltage reference circuit must maintain a stable and accurate V_{REF} voltage, despite the charge transient from the AD4052 REF pin, to prevent gain error or stuck bits in the conversion results.

A reference decoupling capacitor (C_{RFF}) is strongly recommended to supply the instantaneous charge drawn by the REF pin while maintaining the V_{REF} voltage to within an LSB. For optimal performance, populate C_{RFF} with a 2.2 µF capacitor with a case size of 0402 or larger to ensure suitable capacitor voltage coefficient. For space-constrained applications, a 1 μF capacitor in a case size of 0201 may be used with slight degradation to gain error and INL. Place the C_{RFF} capacitor on the same PCB layer and as close to the REF pin as possible with a wide trace to minimize series impedance (see the [Layout Recommendations](#page-46-0) section).

While the AD4052 is idling (not performing conversions), the REF pin draws only a small standby current (8 nA). In applications where the AD4052 intermittently switches between idling and performing bursts of conversions (for example, when using burst averaging mode), the I_{RFE} quickly shifts from near-zero current to 60 µA for f_S = 2 MSPS. This step in load current triggers an output load transient response in the reference circuit that must be considered if V_{REF} varies by more than $\frac{1}{2}$ LSB. The [MAX6070](https://www.analog.com/MAX6070) voltage reference is recommended for its exceptional transient response with low power dissipation. Figure 70 illustrates the transient loading effects on the reference circuit in response to a burst of conversions.

Figure 70. Burst Sampling and Voltage Reference Settling

Reference Noise Considerations

The voltage reference circuit noise is critical for achieving the system-level dynamic range and SNR target specifications. For large input signals near full scale, any noise from the reference circuit will couple into the conversion results and modulate around the fundamental frequency. Reference noise will also limit the SNR and resolution improvements gained from using high averaging ratios in averaging mode and burst averaging mode.

SYNCHRONIZED AMPLIFIER SHUTDOWN AND ADC SAMPLING

The DEV EN signal is an amplifier power-down signal generated by the AD4052 and synchronized to the ADC to maximize amplifier power-up settling time prior to the sampling instant. [Figure](#page-23-0) [44](#page-23-0) shows a typical connection diagram when using the AD4052 DEV EN signal with an operational amplifier. The DEV EN signal is assigned to the GP0 output pin in this example.

As described in the [Device Enable Signal](#page-22-0) section, the DEV EN signal is asserted following the CNV signal rising edge to enable the connected amplifier. The sampling instant is delayed until the user-programmable t_{PWR} _{ON} delay elapses. After the t_{PWR} _{ON} delay elapses, the DEV EN signal is deasserted to power down the amplifier. Consult the amplifier data sheet for its shutdown pin logic levels to ensure compatibility with the AD4052 logic levels, which are set by the VIO voltage and given in [Table 1](#page-2-0).

To ensure the amplifier output settles before the ADC sampling instant, set the t_{PWR} $_{ON}$ delay to be longer than the amplifier turn-on time specification. Turn-on time indicates the time needed for the amplifier output to settle to a specified accuracy following assertion of its ENABLE/SHUTDOWN input. Note that turn-on time varies for different loads and amplifier configurations. The *[Introduction to](https://www.analog.com/en/resources/technical-articles/introduction-to-dynamic-power-scaling.html) [Dynamic Power Scaling](https://www.analog.com/en/resources/technical-articles/introduction-to-dynamic-power-scaling.html)* article provides guidance on configuring and evaluating operational amplifier power cycling relative to the SAR ADC sampling.

See [Figure 54](#page-29-0) and [Figure 55](#page-29-0) for timing diagrams using DEV_EN in the various AD4052 operating modes.

ACHIEVING HIGH ACCURACY WITH REFERENCE SHUTDOWN

Low-noise, high-accuracy voltage references are generally recommended to pair with precision SAR ADCs to maximize system-level performance. The voltage reference circuit also needs to have low output impedance and fast transient response to deal with the SAR ADC REF input transient load, especially when performing bursts of samples (see the [Reference Circuit Design](#page-41-0) section). Low-power voltage references generally cannot satisfy all of these requirements simultaneously, which often forces system designers to add a reference buffer amplifier, increasing overall system power dissipation.

The [MAX6070](https://www.analog.com/MAX6070) is an exceptionally low-power voltage reference that can drive the AD4052 REF pin directly without an intermediate reference buffer amplifier. For extremely power-sensitive applications, however, the AD4052 offers unique features that allow the voltage reference to be disabled without degrading precision.

The AD4052 can select the VDD supply as the V_{REF} source, as described in the [Reference Selection Modes](#page-18-0) section. To maintain accuracy while using VDD as the V_{RFF} , the AD4052 can directly measure the ratio between the VDD supply and the REF input voltages and calculate a corresponding digital correction factor to automatically scale the ADC samples accordingly. The digital correction uses the MON_VAL field described in the [Gain Scaling](#page-19-0) section to scale the ADC transfer function between the REF and VDD domains.

The automatic MON_VAL scaling calculation consist of two phases. [Figure 71](#page-43-0) illustrates the AD4052 configuration while measuring and calculating the MON_VAL digital correction factor. [Figure 72](#page-43-0) shows the configuration after MON_VAL is updated and the AD4052

begins sampling the inputs with VDD as the V_{RFF} source. [Table 19](#page-44-0) gives the relevant configuration settings for both phases.

In the MON VAL calculation phase, the REF pin is driven by an accurate voltage reference, like the MAX6070, and the REF pin is selected as the V_{RFF} source. The VDD voltage is internally scaled by ½ and sampled by the ADC. A CNV rising edge triggers a burst of samples in burst averaging mode. When the averaged result is generated, the AD4052 automatically calculates a 16-bit digital correction factor and loads it into the MON_VAL field. The RDY signal can optionally be assigned to the GP0 or GP1 pins to indicate when the calculation is complete.

In the MON VAL application phase, the ADC is reconfigured to sample the input signal via the IN+ and IN− pins, with VDD selected as the V_{RFF} source. The external voltage reference is powered down to reduce system power. When the ADC samples the inputs, the MON_VAL scaling factor is applied to the digital output codes to scale them to the transfer function set by the REF voltage instead of the VDD voltage.

Depending on the stability of the VDD supply circuit, the MON_VAL calculation may need to be repeated periodically to maintain system accuracy targets.

Figure 71. MON_VAL Calculation Configuration

Figure 72. MON_VAL Application Configuration

Table 19. Configuration Settings for MON_VAL Scaling

MON VAL calculations do not require a specific value for N_{AVG} , but it is recommended to set N_{AVG} based on the VDD supply circuit noise and the system accuracy targets.

- 2 Optional. The $\overline{\text{RDY}}$ signal can act as a hardware interrupt to notify the digital host when MON_VAL calculation is complete.
- 3 Optional. The static logic levels can act as the voltage reference enable pin if its input logic levels are consistent with the AD4052 output logic levels.

VDD POWER DISSIPATION

SAR ADCs such as the AD4052 are ideal for precision measurement applications with tight power dissipation budgets. The ADC core is effectively duty-cycled and only consumes active power while performing a conversion, so the effective power dissipation is lower at slower sample rates. Figure 73 illustrates the instantaneous and average VDD input current (I_{DD}) vs. ADC sampling. [Table 1](#page-2-0) gives the average supply current and power dissipation for several operating modes and sample rates.

The AD4052 ADC core is exceptionally power efficient and can operate in several lower power operating modes. As described in the [Analog Front-End Design](#page-40-0) section, slower sampling rates also relax the load drive requirements for the AFE and reference circuitry, allowing the AD4052 to interface with low-power amplifiers and voltage references for overall system power optimization.

While the AD4052 is idle, VDD draws only 990 nA standby current (see [Figure 32](#page-14-0)). In sample mode and averaging mode, the AD4052 average VDD current is 0.4 mA at 1 MSPS, equivalent to 400 pC per conversion. In the autonomous modes, the VDD current is reduced to 112 μA at 1 MSPS, equivalent to 112 pC per comparison operation. [Figure 24](#page-13-0) and [Figure 27](#page-13-0) show the average I_{DD} and power dissipation vs. the ADC sample rate and operating mode. The supply current and power dissipation scale linearly with the sample rate.

In burst averaging mode, the AD4052 performs a burst of conversions to generate an averaged result. The average power dissipation in burst averaging mode is, therefore, a function of the average number of conversions performed per second over many bursts of samples. This is a function of the burst sampling rate, N_{AVG} , and the period of the CNV signal. Figure 74 illustrates the VDD power dissipation over the burst sampling and idle phases in burst averaging mode.

Figure 73. I_{DD} vs. Conversion Periods in Sample Mode and Averaging Mode

Figure 74. I_{DD} vs. Burst Conversions in Burst Averaging Mode

CALCULATING SERIAL INTERFACE OUTPUT DATA RATE

The AD4052 ADC core performance is specified for f_S up to 2 MSPS, but the maximum achievable output data rate (f_{ODRMAX}) is a function of the serial interface specifications and may limit the practical f_S . In sample mode and averaging mode, for example, the digital host must read the entire ADC result between the end of the previous conversion and the start of the next conversion, or else the result is lost. Therefore, the maximum f_S and the minimum sample period ($t_{\rm CYC}$) for a given application using these modes is a function of the AD4052 and digital host timing specifications.

In burst averaging mode and the autonomous modes, the ADC sampling rate is set by the internal timer (see the [Internal Timer](#page-20-0) section). The serial interface does not limit the sampling rate in these modes because the digital host does not have to read out an entire sample within one conversion period.

Figure 75 illustrates the timing restrictions for reading out ADC data in sample mode and averaging mode. The minimum t_{CVC} for sample mode and averaging mode can be estimated with the following equations:

$$
t_{CYC_MIN} = t_{CONV} + t_{EN} + t_{QUIET} + t_{SCLK} \times
$$

$$
(N_{BITS} - 1/2)
$$
 (8)

$$
f_{ODR_MAX} = \frac{1}{t_{CYC_MIN}} \tag{9}
$$

where:

 $t_{\text{CYC-MIN}}$ is the minimum achievable sample period. $f_{ODR-MAX}$ is the maximum achievable output data rate. t_{CONV} is the maximum conversion time specification. t_{EN} is the maximum delay between CS falling edge and valid data on SDO.

 t_{OUIFT} is the minimum quiet time specification. $t_{\rm SCLK}$ is the serial clock period. N_{BITS} is the length of the ADC data packet in bits.

The default values for N_{BITS} are 16-bits for sample mode and 24bits for averaging mode (see the [ADC Mode Output Data Format](#page-36-0) section for all options of N_{BITS} for each operating mode).

The AD4052 uses SPI Mode 0 (CPOL = CPHA = 0), so the MSB is launched on the SDO pin following each CS falling edge, with a delay given by the t_{FN} specification. Equation 8 assumes the first SCLK rising edge occurs as quickly as possible while adhering to the t_{FN} specification, but the \overline{CS} falling edge to SCLK rising edge delay may vary between digital hosts.

The fastest (minimum) t_{SCLK} periods in [Table 5](#page-6-0) and [Table 6](#page-6-0) are only achievable for digital hosts that can latch SDO data on the falling edge of SCLK, such as FPGAs, because the maximum t_{DSDO} delay is longer than half of the minimum t_{SCLK} specification. For standard microcontrollers interfacing with the AD4052, data are latched on the SCLK rising edges, so the minimum practical t_{SCLK} is at least 2 \times t_{DSDO}. [Table 20](#page-46-0) provides examples of f_{ODR, MAX} using Equation 8 and Equation 9 and assuming t_{SCLK} = 2 \times t_{DSDO} instead of the minimum t_{SCLK} specifications in the [Timing Specifications.](#page-5-0)

Note that the t_{DSDO} delay is specified for a C_{LOAD} of 20 pF. The estimates in [Table 20](#page-46-0) do not account for differences in C_{LOAD} , the setup and hold time specifications of the digital host SPI, or additional sources of delay within the digital host SPI transactions (for example, delays to transfer SPI data buffer contents to other peripherals or the latency of its interrupt handler). The practical serial clock rate varies between applications and must be independently verified.

Figure 75. Sample Mode and Averaging Mode Serial Interface Readback Timing

Table 20. Serial Interface Output Data Rate Examples

The example f_{SCLK} in this table correspond to $t_{SCLK} = 2 \times t_{DSDO}$, where t_{DSDO} is the maximum data valid delay given in [Table 5](#page-6-0) and [Table 6](#page-6-0).

LAYOUT RECOMMENDATIONS

The following PCB layout guidelines are recommended to maximize performance using the AD4052:

- ► Include a solid ground plane in the PCB layer underneath the AD4052. Ensure there are low-impedance connections between the AD4052 GND pins and the ground plane layer.
- ► Ensure the analog input and REF traces are physically separated from the digital interface traces to minimize crosstalk from digital signal edges. Include a GND fill between analog and digital traces. Avoid routing digital interface traces underneath the AD4052 or the analog signal traces without including a solid ground plane layer in between.
- ► Ensure the impedance between the voltage reference circuitry and the AD4052 REF pin is as low as possible to prevent V_{RFF} settling issues. Place a low effective series resistance (ESR) decoupling capacitor as close to the AD4052 REF pin as possible (see the [Reference Circuit Design](#page-41-0) section). Use wide traces between the voltage reference and the AD4052 REF pin.
- ► Place the RC kickback filter capacitors as close to the IN+ and IN− pins as possible ([Analog Front-End Design](#page-40-0) section).
- ► Place the supply decoupling capacitors as close to the VDD, CLDO, and VIO pins as possible (see the [Power Supplies](#page-20-0) section).

REGISTER SUMMARY

The AD4052 has programmable user registers for configuring the device. These registers are accessible while the AD4052 is in configuration mode. Table 21 shows an overview of the AD4052 user register map, and the [Register Details](#page-48-0) section details the location and functions of the bit fields in each register. The access column in the various register details tables specifies whether the bit fields are read-only (R), read/write (R/W), or write-1-to-clear (R/W1C) bits.

Table 21. AD4052 Register Summary

INTERFACE CONFIGURATION A REGISTER

Address: 0x00, Reset: 0x10, Name: INTERFACE_CONFIG_A

Interface Configuration Settings

Table 22. Bit Descriptions for INTERFACE_CONFIG_A

INTERFACE CONFIGURATION B REGISTER

Address: 0x01, Reset: 0x08, Name: INTERFACE_CONFIG_B

Table 23. Bit Descriptions for INTERFACE_CONFIG_B

DEVICE CONFIGURATION REGISTER

Address: 0x02, Reset: 0xF0, Name: DEVICE_CONFIG

Table 24. Bit Descriptions for DEVICE_CONFIG

Table 24. Bit Descriptions for DEVICE_CONFIG (Continued)

DEVICE TYPE REGISTER

Address: 0x03, Reset: 0x07, Name: DEVICE_TYPE

Indicates the type of device (precision ADC). The device type register is used in conjunction with the product identification registers to identify the AD4052 from other Analog Devices, Inc., products.

Table 25. Bit Descriptions for DEVICE_TYPE

PRODUCT IDENTIFICATION (LSBYTE) REGISTER

Address: 0x04, Reset: 0x70, Name: PRODUCT_ID_L

Least significant byte of the unique product identification bit field. The product identification registers are used in conjunction with the device type register to identify the AD4052 from other Analog Devices products.

[7:0] PRODUCT_ID[7:0] (R) Product Identification Field

Table 26. Bit Descriptions for PRODUCT_ID_L

PRODUCT IDENTIFICATION (MSBYTE) REGISTER

Address: 0x05, Reset: 0x00, Name: PRODUCT_ID_H

Most significant byte of the unique product identification bit field. The product identification registers are used in conjunction with the device type register to identify the AD4052 from other Analog Devices products.

[7:0] PRODUCT ID[15:8] (R) Product Identification Field

Table 27. Bit Descriptions for PRODUCT_ID_H

DEVICE GRADE REGISTER

Address: 0x06, Reset: 0x00, Name: DEVICE_GRADE

$|0|0|0|0|0|0|0|0|$

[7:4] RESERVED

[3:0] DEVICE REVISION (R) Device Revision

Table 28. Bit Descriptions for DEVICE_GRADE

SCRATCH PAD REGISTER

Address: 0x0A, Reset: 0x00, Name: SCRATCH_PAD

Interface read/write test register.

[7:0] SCRATCH_VALUE (R/W)
Software Scratchpad

Table 29. Bit Descriptions for SCRATCH_PAD

VENDOR IDENTIFICATION (LSBYTE) REGISTER

Address: 0x0C, Reset: 0x56, Name: VENDOR_L

Indicates Analog Devices as the vendor for the device. The vendor identification register is used in conjunction with the product identification registers to identify the AD4052 from other Analog Devices products.

Table 30. Bit Descriptions for VENDOR_L

VENDOR IDENTIFICATION (MSBYTE) REGISTER

Address: 0x0D, Reset: 0x04, Name: VENDOR_H

Indicates Analog Devices as the vendor for the device. The vendor identification register is used in conjunction with the product identification registers to identify the AD4052 from other Analog Devices products.

Vendor Identification Field

Table 31. Bit Descriptions for VENDOR_H

RESERVED REGISTERS

Address: 0x0E, Reset: 0x00, Name: STREAM_MODE

Table 32. Bit Descriptions for STREAM_MODE

Address: 0x0F, Reset: 0x00, Name: TRANSFER_CONFIG

Table 33. Bit Descriptions for TRANSFER_CONFIG

INTERFACE CONFIGURATION C REGISTER

Address: 0x10, Reset: 0x13, Name: INTERFACE_CONFIG_C

Additional interface configuration settings.

Table 34. Bit Descriptions for INTERFACE_CONFIG_C

INTERFACE STATUS REGISTER

Address: 0x11, Reset: 0x00, Name: INTERFACE_STATUS

Status bits indicating errors in register reads and/or writes in configuration mode. The interface status bits are active high and are cleared by writing a 1 to their corresponding bit locations.

Table 35. Bit Descriptions for INTERFACE_STATUS

DEVICE MODE SELECT REGISTER

Address: 0x20, Reset: 0x00, Name: MODE_SET

Table 36. Bit Descriptions for MODE_SET

ADC OPERATING MODE CONFIGURATION REGISTER

Address: 0x21, Reset: 0x80, Name: ADC_MODES

Table 37. Bit Descriptions for ADC_MODES

ADC SETUP CONFIGURATION REGISTER

Address: 0x22, Reset: 0x00, Name: ADC_CONFIG

Table 38. Bit Descriptions for ADC_CONFIG

AVERAGING FILTER CONFIGURATION REGISTER

Address: 0x23, Reset: 0x00, Name: AVG_CONFIG

Table 39. Bit Descriptions for AVG_CONFIG

GENERAL PURPOSE PIN CONFIGURATION REGISTER

Address: 0x24, Reset: 0xF0, Name: GP_CONFIG

[2:0] GP0_MODE (R/W)
GP0 Pin Function Selection [3] RESERVED

Table 40. Bit Descriptions for GP_CONFIG

Table 40. Bit Descriptions for GP_CONFIG (Continued)

INTERRUPT CONFIGURATION REGISTER

Address: 0x25, Reset: 0x21, Name: INTR_CONFIG

Table 41. Bit Descriptions for INTR_CONFIG

TIMER CONFIGURATION REGISTER

Address: 0x27, Reset: 0x00, Name: TIMER_CONFIG

Table 42. Bit Descriptions for TIMER_CONFIG

Table 42. Bit Descriptions for TIMER_CONFIG (Continued)

MAXIMUM THRESHOLD CONFIGURATION REGISTER

Address: 0x28 to 0x29, Reset: 0x0000, Name: MAX_LIMIT_REG

Maximum Threshold Limit Setting

Table 43. Bit Descriptions for MAX_LIMIT_REG

MINIMUM THRESHOLD CONFIGURATION REGISTER

Address: 0x2A to 0x2B, Reset: 0x0000, Name: MIN_LIMIT_REG

[15:12] RESERVED

Table 44. Bit Descriptions for MIN_LIMIT_REG

Table 44. Bit Descriptions for MIN_LIMIT_REG (Continued)

MAXIMUM THRESHOLD HYSTERESIS REGISTER

Address: 0x2C, Reset: 0x00, Name: MAX_HYST_REG

$\overline{0}$ 00000000 [7] RESERVED

[6:0] MAX HYST (R/W) Hysteresis Setting for Maximum Threshold

Table 45. Bit Descriptions for MAX_HYST_REG

MINIMUM THRESHOLD HYSTERESIS REGISTER

Address: 0x2D, Reset: 0x00, Name: MIN_HYST_REG

Table 46. Bit Descriptions for MIN_HYST_REG

MON_VAL SCALING REGISTER

Address: 0x2E to 0x2F, Reset: 0x0000, Name: MON_VAL_REG

[15:0] MON_VAL (R/W)
Gain Scaling Factor

Table 47. Bit Descriptions for MON_VAL_REG

FUSE CRC REGISTER

Address: 0x40, Reset: 0x00, Name: FUSE_CRC

Table 48. Bit Descriptions for FUSE_CRC

DEVICE STATUS REGISTER

Address: 0x41, Reset: 0x40, Name: DEVICE_STATUS

Table 49. Bit Descriptions for DEVICE_STATUS

MAXIMUM INTERRUPT SAMPLE REGISTER

Address: 0x42 − 0x43, Reset: 0x0000, Name: MAX_SAMPLE_REG

Table 50. Bit Descriptions for MAX_SAMPLE_REG

MINIMUM INTERRUPT SAMPLE REGISTER

Address: 0x44 − 0x45, Reset: 0x0000, Name: MIN_SAMPLE_REG

$\begin{array}{c|ccccccccccccccccccccc} \textbf{15} & \textbf{14} & \textbf{13} & \textbf{12} & \textbf{11} & \textbf{10} & \textbf{9} & \textbf{8} & \textbf{7} & \textbf{6} & \textbf{5} & \textbf{4} & \textbf{3} & \textbf{2} & \textbf{1} & \textbf{0} \\ \hline \textbf{0} & \$

Table 51. Bit Descriptions for MIN_SAMPLE_REG

OUTLINE DIMENSIONS

Figure 77. 16-Ball Wafer Level Chip Scale Package [WLCSP] (CB-16-26) Dimensions shown in millimeters

Updated: April 24, 2024

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

EVALUATION BOARDS

¹ Z = RoHS-Compliant Part.

