

Click here to ask an associate for production status of specific part numbers.

MAX98380

Small, Boosted, Digital Input Class-D Amplifier

General Description

The MAX98380 is a small, mono Class-D audio amplifier featuring an integrated capacitive boost converter. The device implements a tripler charge pump-based boost converter that efficiently delivers up to 4.85W at 1% THD+N into an 8Ω load. The capacitive boost replaces the large and expensive inductor required for an inductive boost with smaller, lower-profile capacitors that reduce the total PCB solution.

Additionally, as the power-supply voltage varies due to declining battery life, an on-chip limiter (DHT) automatically optimizes the headroom available to the Class-D amplifier to maintain consistent distortion and listening levels.

Thermal-foldback protection ensures robust behavior when the thermal limits of the device are reached. When enabled, it automatically reduces the output power when the temperature exceeds a user-specified threshold. This allows for uninterrupted music playback even at high ambient temperatures. Traditional thermal protection is also available in addition to robust overcurrent protection.

The device provides a PCM interface for audio data and a standard I²C interface for control data communication. The PCM interface supports audio playback using I²S, left-justified, and TDM audio data formats. A unique clocking structure eliminates the need for an external master clock for PCM communication. This reduces EMI and possible board coupling issues in addition to reducing the size and pin count.

Active emissions-limiting and edge-rate limiting circuitry greatly reduce EMI. A filterless spread-spectrum modulation scheme eliminates the need for output filtering found in traditional Class-D devices and reduces the component count of the solution.

The IC is available in a 0.35mm pitch 24-bump wafer-level package (WLP). It is specified over the extended, -40°C to +85°C temperature range.

Applications

- Smartphones
- Smart Speakers
- IoT Devices
- Tablets

Benefits and Features

- Integrated Capacitive Boost Converter—No Bulky Inductors
- 3.6W Output Power into 6Ω at V_{BAT} = 3.7V
- 10mW Total Quiescent Power
- 3ms Turn-On Time
- 80% Efficiency (1.0W into $R_L = 8\Omega$, $V_{BAT} = 3.7V$)
- 19.8µV_{RMS} Speaker Mode Output Noise
- 16.5µV_{RMS} Receiver Mode Output Noise
- Low 0.005% THD+N at 1kHz
- No MCLK Required
- Sample Rates of 8kHz to 192kHz
- Supports Left, Right, or (Left/2 + Right/2) Output in I²S and Left-Justified Modes
- Sophisticated Edge Rate Control Enables Filterless Class-D Outputs
- Low RF Susceptibility Rejects TDMA Noise from GSM Radios
- Class-D Switching Frequency Trimmed to 10% for Better EMI Planning
- Extensive Click-and-Pop Reduction Circuitry
- Dynamic Headroom Tracking (DHT)
- Robust Short-Circuit and Thermal Protection
- Available in Space-Saving Package: 1.468mm x 2.138mm, 24-Bump WLP (0.35mm Pitch)

SMBus is a trademark of Intel Corp.

Simplified Block Diagram




TABLE OF CONTENTS

General Description	
Applications	
Benefits and Features	
Simplified Block Diagram	
Absolute Maximum Ratings	
Package Information	
WLP	
Electrical Characteristics	
Typical Operating Characteristics	
Pin Configuration	26
MAX98380	26
Pin Description	26
Functional Diagrams	28
Detailed Block Diagram	28
Detailed Description	29
Device State Control	29
Hardware Shutdown State	29
Software Shutdown State	
Active State	
PCM Interface	29
PCM Clock Configuration	29
PCM Data Format Configuration	29
I ² S/Left-Justified Mode	
TDM Modes	
PCM Data Path Configuration	
PCM Data Input	
PCM Interface Timing	
Device Status Bits	
Speaker Path	
Speaker Path Dither	
Speaker Path Data Inversion	
Speaker Path DC Blocking Filter	
Speaker Path Digital Volume Control	
Speaker Safe Mode	
Speaker Path Maximum Peak Output Voltage Scaling	
DAC Digital Filters	
Dynamic Headroom Tracking (DHT)	
DHT Supply Tracking and Headroom	
DHT Mode 1—Signal Distortion Limiter (SDL)	

TABLE OF CONTENTS (CONTINUED)

DHT Mode 2—Signal Level Limiter (SLL)	43
DHT Attenuation	
DHT Ballistics	47
Charge Pump Boost	47
Speaker Amplifier	48
Class-D Output Short-Circuit Protection	48
Click-and-Pop Suppression	48
Ultra-Low EMI Filterless Output Stage	48
Measurement ADC	49
Measurement ADC Thermal Channel	49
Measurement ADC PVDD Channel	49
Thermal Protection	49
Thermal Warning and Thermal Shutdown Configuration	49
Thermal Shutdown Recovery Configuration	50
Thermal Foldback	50
I ² C Serial Interface	50
Slave Address	50
Bit Transfer	51
START and STOP Conditions	51
Early STOP Conditions	52
Acknowledge	52
Write Data Format	52
Read Data Format	53
I ² C Register Map	54
Control Bit Field Types and Write Access Restrictions	54
Register Map	56
Register Map	56
Register Details	
Applications Information	79
Layout and Grounding	79
Recommended External Components	79
Typical Application Circuits	
Typical Applications Circuit	80
Ordering Information	80
Revision History	81

MAX98380

L	IS'	T () F	F	IG	U	R	E	S

Figure 1. Standard I ² S Mode	30
Figure 2. Left-Justified Mode	30
Figure 3. Left-Justified Mode (LRCLK Inverted)	31
Figure 4. Left-Justified Mode (BCLK Inverted)	31
Figure 5. TDM Modes	33
Figure 6. PCM Data Input	34
Figure 7. PCM Interface Timing/Slave Mode—LRCLK, BCLK, DIN Timing Diagram	34
Figure 8. Speaker Amplifier Path	36
Figure 9. Simplified Dynamic Headroom Tracking System Block Diagram	37
Figure 10. V _{TPO} and A _{TPO} Calculation Example	38
Figure 11. Signal Distortion Limiter with V _{MPO} ≤ V _{SUP} and +20% Headroom (SUP _{HR})	39
Figure 12. Signal Distortion Limiter with V _{MPO} ≤ V _{SUP} and 0% Headroom (SUP _{HR})	40
Figure 13. Signal Distortion Limiter with V _{MPO} ≤ V _{SUP} and -20% Headroom (SUP _{HR})	41
Figure 14. Signal Distortion Limiter with V _{MPO} > V _{SUP} and +20% Headroom (SUP _{HR})	42
Figure 15. Signal Distortion Limiter with V _{MPO} > V _{SUP} and 0% Headroom (SUP _{HR})	42
Figure 16. Signal Distortion Limiter with V _{MPO} > V _{SUP} and -20% Headroom (SUPHR)	43
Figure 17. Signal Level Limiter with V _{TPO} > V _{SLL} as V _{SUP} Decreases	44
Figure 18. Signal Level Limiter with V _{TPO} < V _{SLL} Showing Amplifier Output Clipping	45
Figure 19. Distortion Limiter Case with -20% Headroom and A _{MAX} Exceeded	46
Figure 20. Distortion Limiter Case with +20% Headroom and A _{MAX} Exceeded	47
Figure 21. I ² C Interface Timing Diagram	51
Figure 22. I ² C START, STOP, and REPEATED START Conditions	51
Figure 23. I ² C Acknowledge	52
Figure 24. I ² C Writing One Byte of Data to the Slave	53
Figure 25. I ² C Writing n-Bytes of Data to the Slave	53
Figure 26. I ² C Reading One Byte of Data from the Slave	54
Figure 27. I ² C Reading n-Bytes of Data from the Slave	54

LIST OF TABLES

Table 1. Supported I ² S/Left-Justified Mode Configurations	
Table 2. Supported TDM Mode Configurations	31
Table 3. Status Bit Event Sources	35
Table 4. Charge Pump Soft Timer Settings	48
Table 5. I ² C Slave Address	50
Table 6. Control Bit Types and Write Access Restrictions	54
Table 7. Component List	79

Absolute Maximum Ratings

V _{BAT} to PGND	0.3V to +6V
V _{DD} , RESET, ADDR, S	CL, SDA, BCLK, LRCLK, and DIN to
GND	0.3V to +2.2V
PVDD to PGND	CPBYP - 0.3V to min(CPBYP + 6, 16)V
CPBYP to PGND	V_{BAT} - 0.3V to min(V_{BAT} + 6, 12)V
GND to PGND	0.1V to +0.1V
Duration of OUTP or Ol	UTN short circuit to PGND, PVDD, or
VRAT	Continuous

Duration of OUTP short to OUTN	
Continuous power dissipation ($T_A = +70^{\circ}C$) WLP (derate
18.87mW/°C above +70°C)	1.51W
Junction temperature	+150°C
Operating temperature range	40°C to +85°C
Storage temperature range	65°C to +150°C
Soldering temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

WLP

Package Code	W241J2+1
Outline Number	21-100569
Land Pattern Number	Refer to Application Note 1891
Thermal Resistance, Four-Layer Board:	
Junction-to-Ambient (θ _{JA})	53°C/W
Junction-to-Case Thermal Resistance (θ _{JC})	N/A

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

 $(V_{BAT} = 3.7V,\ V_{VDD} = 1.8V,\ V_{GND} = 0V,\ V_{PGND} = 0V,\ C_{VBAT} = 1\ x\ 10\mu\text{F},\ 1\ x\ 0.1\mu\text{F},\ C_{VDD} = 1\mu\text{F},\ C_{PVDD} = 2\ x\ 10\mu\text{F},\ 1\ x\ 0.1\mu\text{F},\ C_{CPBYP} = 2\ x\ 2.2\mu\text{F},\ 1\ x\ 0.1\mu\text{F},\ C_{CP1} = 2\ x\ 2.2\mu\text{F},\ C_{CP2} = 2\ x\ 2.2\mu\text{F},\ f_{BCLK} = 3.072MHz,\ f_{LRCLK} = 48kHz,\ Z_{SPK} = \infty\ \text{between OUTP}$ and OUTN, AC Measurement Bandwidth = 20Hz to 20kHz, $T_A = T_{MIN}$ to T_{MAX} , typical values are at $T_A = +25^{\circ}\text{C}$) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SYSTEM						
V _{BAT} Supply Voltage Operating Range	V _{BAT}	Guaranteed by PSRR test	3.0		5.5	V
V _{BAT} Supply Voltage	V _{BAT}	Device is functional but parametric performance is not guaranteed	2.5			V
V _{DD} Supply Voltage Range	V _{DD}	Guaranteed by PSRR test	1.71	1.8	1.89	V
V _{BAT} Undervoltage V _{UVLO}		V _{BAT} rising	2.6		2.8	V
		V _{BAT} falling	2.3 2.5		V	
Outros and Davis	D-	T _A = +25°C, BST_BYPASS_MODE = 0	30		mW	
Quiescent Power	PQ	T _A = +25°C, BST_BYPASS_MODE = 1	10		11100	

 $(V_{BAT} = 3.7V, \ V_{VDD} = 1.8V, \ V_{GND} = 0V, \ V_{PGND} = 0V, \ C_{VBAT} = 1 \ x \ 10\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{VDD} = 1\mu\text{F}, \ C_{PVDD} = 2 \ x \ 10\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{CPD} = 2 \ x \ 2.2\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{CPD} = 2 \ x \ 2.2\mu\text{F}, \ f_{BCLK} = 3.072MHz, \ f_{LRCLK} = 48kHz, \ Z_{SPK} = \infty \ \text{between OUTP} \ \text{and OUTN, AC Measurement Bandwidth} = 20Hz \ \text{to } 20kHz, \ T_A = T_{MIN} \ \text{to } T_{MAX}, \ \text{typical values are at } T_A = +25^{\circ}\text{C}) \ (\text{Note 1})$

PARAMETER	SYMBOL	CONE	OITIONS	MIN	TYP	MAX	UNITS
	lo ver	T _A = +25°C, V _{BAT} , BST_BYPASS_MOI	DE = 0		7.2		
Quiescent Current	I _{Q_VBAT}	T _A = +25°C, V _{BAT} , BST_BYPASS_MOI	T _A = +25°C, V _{BAT} , BST_BYPASS_MODE = 1				mA
	I _{Q_VDD}	$T_A = +25^{\circ}C, V_{DD}$			2.8		
V _{BAT} Hardware Shutdown Current	IVBAT_HW_SH DN	T _A = +25°C			0.3	1.0	μA
V _{DD} Hardware Shutdown Current	IVDD_HW_SHD N	T _A = +25°C			0.1	1	μA
V _{BAT} Software Shutdown Current	IVBAT_SW_SH DN	T _A = +25°C			0.3	1.0	μA
V _{DD} Software Shutdown Current	VDD_SW_SHD N	T _A = +25°C			1.4	2.5	μA
		Software Shutdown volume ramp disable	to full gain audio out, ed		2	3	
Turn-On Time	t _{ON}	Software Shutdown volume ramp enable	to full gain audio out, ed		5.5	6.5	ms
		From SPK_EN bit so operation, volume ra			0.75		
		From full operation to software shutdown (RESET = V _{DD}), volume ramp disabled			30	100	μs
Turn-Off Time	^t OFF	From full operation t (RESET = V _{DD}), f _S ramp enabled		8.4	10.5	mo	
Turri-On Time		From full operation t (RESET = V _{DD}), f _S ramp enabled		6	6.5	ms ms	
		From SPK_EN bit so disabled, volume rai			0.025		ms
	f = 1kHz, Z _{SPK} =		P _{OUT} = 1.0W, BST_BYPASS_MO DE = 0	80			
System Efficiency	η	6Ω + 33μΗ	P _{OUT} = 1.0W, BST_BYPASS_MO DE = 1		87		0/
		f = 1kHz, Z _{SPK} =	P _{OUT} = 1.0W, BST_BYPASS_MO DE = 0		80	%	
		8Ω + 33μΗ	P _{OUT} = 0.8W, BST_BYPASS_MO DE = 1		88		
CHARGE PUMP BOOST	CONVERTER						
Maximum Soft-Start Time	tstr	CP_SOFT_TIMER = (2x2.2µF/2x2.2µF)	= 0x3, nominal caps		1.725		ms

 $(V_{BAT} = 3.7V, \ V_{VDD} = 1.8V, \ V_{GND} = 0V, \ V_{PGND} = 0V, \ C_{VBAT} = 1 \ x \ 10\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{VDD} = 1\mu\text{F}, \ C_{PVDD} = 2 \ x \ 10\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{CPD} = 2 \ x \ 2.2\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{CPD} = 2 \ x \ 2.2\mu\text{F}, \ f_{BCLK} = 3.072MHz, \ f_{LRCLK} = 48kHz, \ Z_{SPK} = \infty \ \text{between OUTP} \ \text{and OUTN, AC Measurement Bandwidth} = 20Hz \ \text{to } 20kHz, \ T_A = T_{MIN} \ \text{to } T_{MAX}, \ \text{typical values are at } T_A = +25^{\circ}\text{C}) \ (\text{Note 1})$

PARAMETER	SYMBOL	СО	NDITIONS	MIN	TYP	MAX	UNITS				
Startup Input Current Limit	ISTARTUP				0.5		А				
Switching Frequency	f _{SW}			0.998	1.024	1.05	MHz				
		V _{BAT} = 3.0V to 4. BST_BYPASS_M	.5V, 1ODE = 0		3 x V _{BAT}						
Output Voltage	V _{PVDD}	V _{BAT} > 4.5V, BS	T_BYPASS_MODE = 0		13.5		V				
		V _{BAT} = 3.0V to 5. BST_BYPASS_M	AT = 3.0V to 5.5V, T_BYPASS_MODE = 1								
Overvoltage Protection	OVP	Rising edge		15	15.5	16	V				
Overvoitage Protection	OVF	Falling edge		14.9	15.4	15.8	\ \ \				
CLASS-D AMPLIFIER											
Output Offset Voltage	V _{OS}	T _A = +25°C		-3.0	±0.3	+3.0	mV				
Click-and-Pop Level	K _{CP}	Peak voltage, A-weighted, 32 samples per second, digital silence used for input signal, $Z_{SPK} = 8\Omega + 33\mu H$ or $6\Omega + 33\mu H$, into Standby or Shutdown Peak voltage, A-weighted, 32 samples per second, digital silence used for input signal, $Z_{SPK} = 8\Omega + 33\mu H$ or $6\Omega + 33\mu H$, out of Standby or Shutdown				Peak voltage, A-weighted, 32 samples per second, digital silence used for input signal, $Z_{SPK} = 8\Omega + 33\mu H$ or $6\Omega + 33\mu H$,					- dBV
Click-aliu-r op Level	KCb						ub v				
V _{BAT} Supply Rejection DC	PSRR	$T_A = +25^{\circ}C$, digital signal, $Z_{SPK} = \infty$, 5.5V	T _A = +25°C, digital silence used for input signal, Z _{SPK} = ∞, DC, V _{VBAT} = 3.0V to 5.5V		80		dB				
			f_{RIPPLE} = 217Hz, T_{A} = +25°C, digital silence used for input signal, Z _{SPK} = 8Ω + 33μH or 6Ω + 33μH		75						
V _{BAT} Supply Rejection AC	PSRR	V _{RIPPLE} = 200mV _{PP}	f_{RIPPLE} = 1kHz, T_{A} = +25°C, digital silence used for input signal, Z_{SPK} = 8Ω + 33μH or 6Ω + 33μH		75		dB				
			f_{RIPPLE} = 10kHz, T_A = +25°C, digital silence used for input signal, Z_{SPK} = 8 Ω + 33 μ H or 6 Ω + 33 μ H		75						
V _{DD} Supply Rejection DC	PSRR	T_A = +25°C, digital signal, Z_{SPK} = ∞ , 1.89V	al silence used for input DC, V _{DD} = 1.71V to	60	83		dB				

 $(V_{BAT} = 3.7V, \ V_{VDD} = 1.8V, \ V_{GND} = 0V, \ V_{PGND} = 0V, \ C_{VBAT} = 1 \ x \ 10\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{VDD} = 1\mu\text{F}, \ C_{PVDD} = 2 \ x \ 10\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{CPD} = 2 \ x \ 2.2\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{CPD} = 2 \ x \ 2.2\mu\text{F}, \ f_{BCLK} = 3.072MHz, \ f_{LRCLK} = 48kHz, \ Z_{SPK} = \infty \ \text{between OUTP} \ \text{and OUTN, AC Measurement Bandwidth} = 20Hz \ \text{to } 20kHz, \ T_A = T_{MIN} \ \text{to } T_{MAX}, \ \text{typical values are at } T_A = +25^{\circ}\text{C}) \ (\text{Note 1})$

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
V _{DD} Supply Rejection AC			f_{RIPPLE} = 217Hz, T_A = +25°C, digital silence used for input signal, Z_{SPK} = 8 Ω + 33 μ H or 6 Ω + 33 μ H		89			
	PSRR	V _{RIPPLE} = 200mV _{PP}	f_{RIPPLE} = 1kHz, T_A = +25°C, digital silence used for input signal, Z_{SPK} = 8 Ω + 33 μ H or 6 Ω + 33 μ H		87		dB	
			f_{RIPPLE} = 10kHz, T_A = +25°C, digital silence used for input signal, Z_{SPK} = 8 Ω + 33 μ H or 6 Ω + 33 μ H		75			
	Роит	$V_{BAT} = 3.7V,$ $THD+N \le 10\%,$ $Z_{SPK} = 6\Omega + 33\mu H$	BST_BYPASS_MO DE = 0		4.2			
		V_{BAT} = 3.7V, THD+N \leq 1%, Z_{SPK} = 6 Ω + 33 μ H	BST_BYPASS_MO DE = 0		3.6		w	
			BST_BYPASS_MO DE = 1		0.88			
Output Power		$V_{BAT} = 3.7V,$ $THD+N \le 10\%,$ $Z_{SPK} = 6\Omega + 33\mu H$	BST_BYPASS_MO DE = 1		1.1			
		$V_{BAT} = 4.4V,$ $THD+N \le 1\%,$ $Z_{SPK} = 8\Omega + 33\mu H$	BST_BYPASS_MO DE = 0		4.85			
		$V_{BAT} = 3.7V,$ $THD+N \le 10\%,$ $Z_{SPK} = 8\Omega + 33\mu H$	BST_BYPASS_MO DE = 0		4.1			
Total Harmonic Distortion + Noise	THD+N		P_{OUT} = 1W, Z_{SPK} = 6Ω + 33μH, (Note 3)		-86		dB	
		f = 1kHz, T _A = +25°C	P_{OUT} = 1W, Z_{SPK} = 8Ω + 33μH		-85			
		200	P_{OUT} = 500mW, Z_{SPK} = 6 Ω + 33 μ H, BST_BYPASS_MO DE = 1		-85			
Intermodulation Distortion	IMD	ITU-R, 19kHz/20kHz Z_{SPK} = 8 Ω + 33 μ H	z, 1:1, V _{IN} = -3dBFS,		-60		dB	

 $(V_{BAT} = 3.7V, \ V_{VDD} = 1.8V, \ V_{GND} = 0V, \ V_{PGND} = 0V, \ C_{VBAT} = 1 \ x \ 10\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{VDD} = 1\mu\text{F}, \ C_{PVDD} = 2 \ x \ 10\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{CPD} = 2 \ x \ 2.2\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{CPD} = 2 \ x \ 2.2\mu\text{F}, \ f_{BCLK} = 3.072MHz, \ f_{LRCLK} = 48kHz, \ Z_{SPK} = \infty \ \text{between OUTP} \ \text{and OUTN, AC Measurement Bandwidth} = 20Hz \ \text{to } 20kHz, \ T_A = T_{MIN} \ \text{to } T_{MAX}, \ \text{typical values are at } T_A = +25^{\circ}\text{C}) \ (\text{Note 1})$

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Output Naisa		A-weighted, 24-bit	BST_BYPASS_MO DE = 0		19.8		\
Output Noise	e _{Nd}	or 32-bit data	BST_BYPASS_MO DE = 1		16.5		μV _{RMS}
Dynamic Range	DR	A-weighted, -60dB 1kHz output signal, normalized to full scale (THD+N = 1%), 24- or 32-bit data T _A = +25°C	BST_BYPASS_MO DE = 0		-108		dB
Dynamic Range	DK .	A-weighted, -60dB 1kHz output signal, normalized to full scale (THD+N = 1%), 24- or 32-bit data, T _A = +25°C	BST_BYPASS_MO DE = 1		-103		ub
Full-Scale Output	FC	BST_BYPASS_MOD	DE = 0		13.4		4D\/
Voltage	FS	BST_BYPASS_MOD	DE = 1		1.67		dBV
Output Current Limit	I _{LIM}			2.7			Α
Output Current Limit Auto-Restart Time					27		ms
Frequency Response				-0.2		+0.3	dB
Class-D Switching Frequency	f _{SW}			270	300	315	kHz
Spread-Spectrum Bandwidth	f _{SSM}				±14		kHz
Minimum Load Resistance	RL				6		Ω
Maximum Device to Device Phase Error		Output phase shift be devices from 20Hz to sample rates and DA	20kHz across all		3		deg
DAC DIGITAL FILTER (L	RCLK < 50kHz)						
December of Custoff	f _{PLP}	Ripple < δ _P		0.452 x f _S			Hz
Passband Cutoff		Droop < -3dB		0.457 x f _S			Hz
Passband Ripple	δ_{P}	f < f _{PLP} , referenced 1kHz	to signal level at	-0.1		+0.1	dB
Stopband Cutoff	f _{SLP}	Attenuation > δ _S				0.49 x f _S	Hz
Stopband Attenuation	δ _S	f > f _{SLP}		75			dB
Group Delay		f = 1kHz			5		samples

 $(V_{BAT} = 3.7V, \ V_{VDD} = 1.8V, \ V_{GND} = 0V, \ V_{PGND} = 0V, \ C_{VBAT} = 1 \ x \ 10\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{VDD} = 1\mu\text{F}, \ C_{PVDD} = 2 \ x \ 10\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{CPBYP} = 2 \ x \ 2.2\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{CP1} = 2 \ x \ 2.2\mu\text{F}, \ C_{CP2} = 2 \ x \ 2.2\mu\text{F}, \ f_{BCLK} = 3.072MHz, \ f_{LRCLK} = 48kHz, \ Z_{SPK} = \infty \ \text{between OUTP}$ and OUTN, AC Measurement Bandwidth = 20Hz to 20kHz, \ T_A = T_{MIN} \text{ to } T_{MAX}, \text{ typical values are at } T_A = +25^{\circ}\text{C}) \text{ (Note 1)}

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DAC DIGITAL FILTER (L	RCLK > 50kHz	2)	•			•
	f _{PLP}	Ripple $< \delta_P$, 88.2 kHz $\le f_S \le 96$ kHz	0.227 x f _S			Hz
Passband Cutoff		Droop < -3dB, 88.2kHz ≤ f _S ≤ 96kHz	0.314 x f _S			Hz
Passband Culon	f _{PLP}	Ripple < δ_P , 176.4kHz ≤ f_S ≤ 192kHz	0.1135 x f _S			Hz
		Droop < -3dB cutoff, 176.4kHz ≤ f _S ≤ 192kHz	0.232 x f _S			Hz
Passband Ripple	δρ	f < f _{PLP} , referenced to signal level at 1kHz	-0.25		+0.25	dB
Stopband Cutoff	f _{SLP}	Attenuation < δ _S			0.495 x f _S	Hz
Stopband Attenuation	δ_{S}	f > f _{SLP}	75			dB
Max Group Delay		f = 1kHz		5.5		samples
DAC DIGITAL FILTERS/	DIGITAL DC BI	LOCKING FILTER	•			
DC Attenuation			80			dB
DC Blocking Filter -3dB	f _C	For f _s = 8kHz, 16kHz, 32kHz, 48kHz, 96kHz, and 192kHz		1.872		Hz
Cutoff Frequency		For f _S = 44.1kHz, 88.2kHz		1.72		
DIGITAL I/O / INPUT—DI	IN, BCLK, LRC	LK				
Input Voltage High	V _{IH}		0.7 x V _{VDD}			V
Input Voltage Low	V _{IL}				0.3 x V _{VDD}	V
Input Leakage Current			-1		+1	μA
Input Hysteresis	V _{HYS}	Note 3	75			mV
Maximum Input Capacitance	C _{IN}			10		pF
Internal Pulldown Resistance	R _{PD}	BCLK, LRCLK and DIN		3		ΜΩ
DIGITAL I/O / INPUT—R	ESET		·			
Input Voltage High	V _{IH}		0.75 x V _{VDD}			V
Input Voltage Low	V _{IL}				0.25 x V _{VDD}	V
Input Leakage Current			-1		+1	μA
Input Hysteresis	V _{HYS}	Note 3	75			mV
Maximum Input Capacitance	C _{IN}			10		pF

 $(V_{BAT} = 3.7V, \ V_{VDD} = 1.8V, \ V_{GND} = 0V, \ V_{PGND} = 0V, \ C_{VBAT} = 1 \ x \ 10\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{VDD} = 1\mu\text{F}, \ C_{PVDD} = 2 \ x \ 10\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{CPD} = 2 \ x \ 2.2\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{CPD} = 2 \ x \ 2.2\mu\text{F}, \ f_{BCLK} = 3.072MHz, \ f_{LRCLK} = 48kHz, \ Z_{SPK} = \infty \ \text{between OUTP} \ \text{and OUTN, AC Measurement Bandwidth} = 20Hz \ \text{to } 20kHz, \ T_A = T_{MIN} \ \text{to } T_{MAX}, \ \text{typical values are at } T_A = +25^{\circ}\text{C}) \ (\text{Note 1})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL I/O / INPUT—SO	CL, SDA, ADDR		•			
Input Voltage High	V _{IH}		0.7 x V _{VDD}			V
Input Voltage Low	V_{IL}				0.3 x V _{VDD}	٧
Input Leakage Current		T _A = +25°C, input high	-1		+1	μA
Input Hysteresis	V_{HYS}	Note 3	75			mV
Maximum Input Capacitance	C _{IN}			10		pF
DIGITAL I/O / OPEN DRA	IN OUTPUT—S	DA				
Output Voltage Low	V _{OL}	I _{SINK} = 3mA			0.4	V
Output High Leakage Current	Іон	T _A = +25°C	-1		+1	μA
PCM AUDIO INTERFACE	TIMING		•			
BCLK Frequency Range	f	I ² S/left-justified modes	0.256		12.288	MHz
BOLK Frequency Range	fBCLK	TDM mode	0.256		24.576	IVITIZ
BCLK Duty Cycle	DC		45		55	%
BCLK Period	4	I ² S/left-justified only	81.3			ns
BOLK Pellou	t _{BCLK}	TDM mode	40			
Maximum BCLK Input Low-Frequency Jitter		Maximum allowable jitter before a -20dBFS, 20kHz input has a 1dB reduction in THD+N, RMS jitter ≤ 40kHz		0.2		ns
Maximum BCLK Input High-Frequency Jitter		Maximum allowable jitter before a -60dBFS, 20kHz input has a 1dB reduction in THD+N, RMS jitter > 40kHz		1		ns
PCM AUDIO INTERFACE	TIMING / INTE	RFACE TIMING				
LRCLK to BCLK Active Edge Setup Time	t _{SYNCSET}		4			ns
LRCLK to BCLK Active Edge Hold Time	tsynchold		4			ns
DIN to BCLK Active Edge Setup Time	^t SETUP		4			ns
DIN to BCLK Active Edge Hold Time	tHOLD		4			ns
DIN Frame Delay After LRCLK Edge		Measured in number of BCLK cycles, set by selected TDM mode	0		2	cycles
I ² C INTERFACE TIMING						
Serial Clock Frequency	f _{SCL}				1000	kHz
Bus Free Time Between STOP and START Conditions	t _{BUF}		0.5			μs


 $(V_{BAT} = 3.7V, \ V_{VDD} = 1.8V, \ V_{GND} = 0V, \ V_{PGND} = 0V, \ C_{VBAT} = 1 \ x \ 10 \mu F, \ 1 \ x \ 0.1 \mu F, \ C_{VDD} = 1 \mu F, \ C_{PVDD} = 2 \ x \ 10 \mu F, \ 1 \ x \ 0.1 \mu F, \ C_{CPBYP} = 2 \ x \ 2.2 \mu F, \ 1 \ x \ 0.1 \mu F, \ C_{CP1} = 2 \ x \ 2.2 \mu F, \ C_{CP2} = 2 \ x \ 2.2 \mu F, \ f_{BCLK} = 3.072 MHz, \ f_{LRCLK} = 48 kHz, \ Z_{SPK} = \infty \ between \ OUTP \ and \ OUTN, \ AC \ Measurement \ Bandwidth = 20 Hz \ to \ 20 kHz, \ T_A = T_{MIN} \ to \ T_{MAX}, \ typical \ values \ are \ at \ T_A = +25 ^{\circ}C) \ (Note \ 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Hold Time (Repeated) START Condition	t _{HD,STA}		0.26			μs
SCL Pulse-Width Low	t _{LOW}		0.5			μs
SCL Pulse-Width High	tHIGH		0.26			μs
Setup Time for a Repeated START Condition	^t SU,STA		0.26			μs
Data Hold Time	t _{HD,DAT}		0		450	ns
Data Setup Time	tsu,dat		50			ns
SDA and SCL Receiving Rise Time	t _R		20		120	ns
SDA and SCL Receiving Fall Time	t _F		20 x V _{DD} /5.5 V		120	ns
SDA Transmitting Fall Time	t _F		20 x V _{DD} /5.5 V		120	ns
Setup Time for STOP Condition	tsu,sto		0.26			μs
Bus Capacitance	C _B				550	pF
Pulse Width of Suppressed Spike	t _{SP}		0		50	ns
THERMAL PROTECTION	ı		•			
Thermal Shutdown Trigger Point		THERMSHDN_THRESH = 0x64	140	150	160	°C
RESET TIMING			•			•
RESET Low	treset_low	Minimum low time for RESET to ensure device enters hardware shutdown		7.5		μs
Release from RESET	t _I 2C_READY	Time from RESET = 1 to I ² C communication available (software shutdown)			1.5	ms


- Note 1: Limits are 100% tested at $T_A = +25$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.
- Note 2: See the <u>Digital Audio Interface Configuration</u> and <u>Valid Clock Frequencies</u> sections for more information.
- **Note 3:** Minimum and/or maximum limit is guaranteed by design and by statistical analysis of device characterization data. The specification is not guaranteed by production testing.

Typical Operating Characteristics


 $(V_{BAT} = 3.7 \text{V}, V_{VDD} = 1.8 \text{V}, V_{GND} = 0 \text{V}, V_{PGND} = 0 \text{V}, C_{VBAT} = 1 \times 10 \mu \text{F}, 1 \times 0.1 \mu \text{F}, C_{VDD} = 1 \mu \text{F}, C_{PVDD} = 2 \times 10 \mu \text{F}, 1 \times 0.1 \mu \text{F}, C_{CPBYP} = 2 \times 2.2 \mu \text{F}, 1 \times 0.1 \mu \text{F}, C_{CP1} = 2 \times 2.2 \mu \text{F}, C_{CP2} = 2 \times 2.2 \mu \text{F}, f_{BCLK} = 3.072 \text{MHz}, f_{LRCLK} = 48 \text{kHz}, Z_{SPK} = \infty \text{ between OUTP}$ and OUTN, AC Measurement Bandwidth = 20Hz to 20kHz, $T_A = T_{MIN}$ to T_{MAX} , typical values are at $T_A = +25^{\circ}\text{C}$)




 $(V_{BAT} = 3.7 \text{V}, V_{VDD} = 1.8 \text{V}, V_{GND} = 0 \text{V}, V_{PGND} = 0 \text{V}, C_{VBAT} = 1 \text{ x } 10 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{VDD} = 1 \mu \text{F}, C_{PVDD} = 2 \text{ x } 10 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{CPBYP} = 2 \text{ x } 2.2 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{CP1} = 2 \text{ x } 2.2 \mu \text{F}, C_{CP2} = 2 \text{ x } 2.2 \mu \text{F}, f_{BCLK} = 3.072 \text{MHz}, f_{LRCLK} = 48 \text{kHz}, Z_{SPK} = \infty \text{ between OUTP and OUTN, AC Measurement Bandwidth} = 20 \text{Hz} \text{ to } 20 \text{kHz}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ typical values are at } T_A = +25 ^{\circ}\text{C})$




 $(V_{BAT} = 3.7 \text{V}, V_{VDD} = 1.8 \text{V}, V_{GND} = 0 \text{V}, V_{PGND} = 0 \text{V}, C_{VBAT} = 1 \text{ x } 10 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{VDD} = 1 \mu \text{F}, C_{PVDD} = 2 \text{ x } 10 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{CPBYP} = 2 \text{ x } 2.2 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{CP1} = 2 \text{ x } 2.2 \mu \text{F}, C_{CP2} = 2 \text{ x } 2.2 \mu \text{F}, f_{BCLK} = 3.072 \text{MHz}, f_{LRCLK} = 48 \text{kHz}, Z_{SPK} = \infty \text{ between OUTP and OUTN, AC Measurement Bandwidth} = 20 \text{Hz} \text{ to } 20 \text{kHz}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ typical values are at } T_A = +25 ^{\circ}\text{C})$




 $(V_{BAT} = 3.7 \text{V}, V_{VDD} = 1.8 \text{V}, V_{GND} = 0 \text{V}, V_{PGND} = 0 \text{V}, C_{VBAT} = 1 \text{ x } 10 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{VDD} = 1 \mu \text{F}, C_{PVDD} = 2 \text{ x } 10 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{CPBYP} = 2 \text{ x } 2.2 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{CP1} = 2 \text{ x } 2.2 \mu \text{F}, C_{CP2} = 2 \text{ x } 2.2 \mu \text{F}, f_{BCLK} = 3.072 \text{MHz}, f_{LRCLK} = 48 \text{kHz}, Z_{SPK} = \infty \text{ between OUTP and OUTN, AC Measurement Bandwidth} = 20 \text{Hz} \text{ to } 20 \text{kHz}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ typical values are at } T_A = +25 ^{\circ}\text{C})$




 $(V_{BAT} = 3.7 \text{V}, V_{VDD} = 1.8 \text{V}, V_{GND} = 0 \text{V}, V_{PGND} = 0 \text{V}, C_{VBAT} = 1 \text{ x } 10 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{VDD} = 1 \mu \text{F}, C_{PVDD} = 2 \text{ x } 10 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{CPBYP} = 2 \text{ x } 2.2 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{CP1} = 2 \text{ x } 2.2 \mu \text{F}, C_{CP2} = 2 \text{ x } 2.2 \mu \text{F}, f_{BCLK} = 3.072 \text{MHz}, f_{LRCLK} = 48 \text{kHz}, Z_{SPK} = \infty \text{ between OUTP and OUTN, AC Measurement Bandwidth} = 20 \text{Hz} \text{ to } 20 \text{kHz}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ typical values are at } T_A = +25 ^{\circ}\text{C})$




 $(V_{BAT} = 3.7 \text{V}, V_{VDD} = 1.8 \text{V}, V_{GND} = 0 \text{V}, V_{PGND} = 0 \text{V}, C_{VBAT} = 1 \text{ x } 10 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{VDD} = 1 \mu \text{F}, C_{PVDD} = 2 \text{ x } 10 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{CPBYP} = 2 \text{ x } 2.2 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{CP1} = 2 \text{ x } 2.2 \mu \text{F}, C_{CP2} = 2 \text{ x } 2.2 \mu \text{F}, f_{BCLK} = 3.072 \text{MHz}, f_{LRCLK} = 48 \text{kHz}, Z_{SPK} = \infty \text{ between OUTP and OUTN, AC Measurement Bandwidth} = 20 \text{Hz} \text{ to } 20 \text{kHz}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ typical values are at } T_A = +25 ^{\circ}\text{C})$




 $(V_{BAT} = 3.7 \text{V}, V_{VDD} = 1.8 \text{V}, V_{GND} = 0 \text{V}, V_{PGND} = 0 \text{V}, C_{VBAT} = 1 \text{ x } 10 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{VDD} = 1 \mu \text{F}, C_{PVDD} = 2 \text{ x } 10 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{CPBYP} = 2 \text{ x } 2.2 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{CP1} = 2 \text{ x } 2.2 \mu \text{F}, C_{CP2} = 2 \text{ x } 2.2 \mu \text{F}, f_{BCLK} = 3.072 \text{MHz}, f_{LRCLK} = 48 \text{kHz}, Z_{SPK} = \infty \text{ between OUTP and OUTN, AC Measurement Bandwidth} = 20 \text{Hz} \text{ to } 20 \text{kHz}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ typical values are at } T_A = +25 ^{\circ}\text{C})$




 $(V_{BAT} = 3.7 \text{V}, V_{VDD} = 1.8 \text{V}, V_{GND} = 0 \text{V}, V_{PGND} = 0 \text{V}, C_{VBAT} = 1 \text{ x } 10 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{VDD} = 1 \mu \text{F}, C_{PVDD} = 2 \text{ x } 10 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{CPBYP} = 2 \text{ x } 2.2 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{CP1} = 2 \text{ x } 2.2 \mu \text{F}, C_{CP2} = 2 \text{ x } 2.2 \mu \text{F}, f_{BCLK} = 3.072 \text{MHz}, f_{LRCLK} = 48 \text{kHz}, Z_{SPK} = \infty \text{ between OUTP and OUTN, AC Measurement Bandwidth} = 20 \text{Hz} \text{ to } 20 \text{kHz}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ typical values are at } T_A = +25 ^{\circ}\text{C})$




 $(V_{BAT} = 3.7 \text{V}, V_{VDD} = 1.8 \text{V}, V_{GND} = 0 \text{V}, V_{PGND} = 0 \text{V}, C_{VBAT} = 1 \text{ x } 10 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{VDD} = 1 \mu \text{F}, C_{PVDD} = 2 \text{ x } 10 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{CPBYP} = 2 \text{ x } 2.2 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{CP1} = 2 \text{ x } 2.2 \mu \text{F}, C_{CP2} = 2 \text{ x } 2.2 \mu \text{F}, f_{BCLK} = 3.072 \text{MHz}, f_{LRCLK} = 48 \text{kHz}, Z_{SPK} = \infty \text{ between OUTP and OUTN, AC Measurement Bandwidth} = 20 \text{Hz} \text{ to } 20 \text{kHz}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ typical values are at } T_A = +25 ^{\circ}\text{C})$





 $(V_{BAT} = 3.7 \text{V}, V_{VDD} = 1.8 \text{V}, V_{GND} = 0 \text{V}, V_{PGND} = 0 \text{V}, C_{VBAT} = 1 \text{ x } 10 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{VDD} = 1 \mu \text{F}, C_{PVDD} = 2 \text{ x } 10 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{CPBYP} = 2 \text{ x } 2.2 \mu \text{F}, 1 \text{ x } 0.1 \mu \text{F}, C_{CP1} = 2 \text{ x } 2.2 \mu \text{F}, C_{CP2} = 2 \text{ x } 2.2 \mu \text{F}, f_{BCLK} = 3.072 \text{MHz}, f_{LRCLK} = 48 \text{kHz}, Z_{SPK} = \infty \text{ between OUTP and OUTN, AC Measurement Bandwidth} = 20 \text{Hz} \text{ to } 20 \text{kHz}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ typical values are at } T_A = +25 ^{\circ}\text{C})$




 $(V_{BAT} = 3.7V, \ V_{VDD} = 1.8V, \ V_{GND} = 0V, \ V_{PGND} = 0V, \ C_{VBAT} = 1 \ x \ 10\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{VDD} = 1\mu\text{F}, \ C_{PVDD} = 2 \ x \ 10\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{CPD} = 2 \ x \ 2.2\mu\text{F}, \ 1 \ x \ 0.1\mu\text{F}, \ C_{CPD} = 2 \ x \ 2.2\mu\text{F}, \ f_{BCLK} = 3.072MHz, \ f_{LRCLK} = 48kHz, \ Z_{SPK} = \infty \ \text{between OUTP} \ \text{and OUTN}, \ AC \ Measurement \ Bandwidth = 20Hz \ to \ 20kHz, \ T_A = T_{MIN} \ to \ T_{MAX}, \ typical \ values \ are \ at \ T_A = +25^{\circ}C)\)$










Pin Configuration

MAX98380



Pin Description


PIN	NAME	FUNCTION	REF SUPPLY	TYPE
В3	RESET	Hardware Enable (Active-Low). Resets all digital portions of the device and all registers to default PoR settings.	V _{DD}	Digital Input
A4, B4, C4	V _{BAT}	Battery Voltage Input. V_{BAT} supplies the boost converter and other analog circuit blocks. Bypass V_{BAT} to PGND with a $10\mu F$ capacitor and to GND with a $0.1\mu F$ capacitor.	_	Supply
A3	V _{DD}	Power Supply Input. Bypass to GND with a 1µF capacitor placed as close as possible.	_	Supply
D4	CP1P	Charge Pump 1st Flying Capacitor Positive Terminal	_	
D3	CP1N	Charge Pump 1st and 2nd Flying Capacitor Negative Terminal	_	
D6	CP2P	Charge Pump 2nd Flying Capacitor Positive Terminal	_	
D5	CPBYP	Charge Pump Bypass	_	
C6	PVDD	Charge Pump Output. Speaker amplifier power supply.	_	Supply

Pin Description (continued)

PIN	NAME	FUNCTION	REF SUPPLY	TYPE
C2, D2, A5, B5, C5	PGND	Power Ground. Grounding for the boost converter and Class-D amplifier. Connect all PGND bumps together as close as possible to the IC.	_	Supply
B2	GND	Ground	_	Supply
В6	OUTP	Positive Class-D Amplifier Output	PVDD	Analog Output
A6	OUTN	Negative Class-D Amplifier Output	PVDD	Analog Output
A2	SDA	I ² C-Compatible Serial-Data Input/Output. Connect a pullup resistor to V _{DD} for full output swing.	V _{DD}	Digital I/O (Open Drain)
A1	SCL	I ² C-Compatible Serial-Clock Input. Connect a pullup resistor to V _{DD} for full output swing.	V _{DD}	Digital Input (Open Drain)
C3	ADDR	I ² C Address Select. Selects one of four I ² C slave addresses.	V_{DD}	Digital Input
C1	BCLK	PCM Interface BCLK Input. Internally pulled down to GND through R _{PD} .	V _{DD}	Digital Input
D1	LRCLK	PCM Interface Frame Clock Input/Output. LRCLK frequency matches the PCM interface sample rate. Internally pulled down to GND through R _{PD} .	V_{DD}	Digital Input
B1	DIN	PCM Interface Data Input. Internally pulled down to GND through R _{PD} .	V _{DD}	Digital Input

Functional Diagrams

Detailed Block Diagram



Detailed Description

Device State Control

Hardware Shutdown State

When the device is first powered up or after a hardware reset event, the device always initializes into the hardware shutdown state. In hardware shutdown, the device is configured to its lowest power state. Upon entering hardware shutdown, the device is globally placed into a reset condition. As a result, the I²C control interface is disabled and all device registers are returned to their PoR states. When exiting hardware shutdown, the device initializes and then transitions into the software shutdown state. During this transition (as part of initialization), the OTP register trim settings are loaded.

When the hardware reset input ($\overline{\text{RESET}}$) is asserted low, the device enters (or remains in) hardware shutdown. The device is also placed into hardware shutdown anytime the V_{BAT} supply drops below its UVLO threshold.

The device only exits hardware shutdown when the V_{BAT} supply is above its UVLO threshold, and the hardware reset input (RESET) is asserted high. Once all of these conditions are met, the device automatically exits hardware shutdown, and transitions into software shutdown provided V_{DD} is supplied and in the valid range.

Software Shutdown State

The device enters the software shutdown state after it transitions out of the hardware shutdown state and when exiting the active state. In the software shutdown state, all blocks are automatically disabled except for the I²C control interface. In the software shutdown state, all device registers can be programmed without restriction and all programmed register states are retained.

The global enable bit (EN) is used to transition the device into and out of software shutdown. When global enable (EN) is set high, the device transitions to the active state. When the device is in the active state and global enable (EN) is set low, the device transitions to the software shutdown state. Additionally, the device is reset and enters software shutdown anytime the software reset bit (RST) is written with a 1.

Active State

The device enters the active state through a transition from the software shutdown state when valid clocks are applied to the device. In the active state, all enabled device blocks are active and speaker amplifier playback is possible when audio data is applied to the device. In the active state, only dynamic register settings (or those restricted to disabled blocks) can be programmed safely.

The only non-fault state transitions to or from the active state are those initiated through the global enable bit (EN). All other transitions to or from the active state are the result of fault events and can result in audible glitches if they occur during active playback.

PCM Interface

The flexible PCM slave interface supports common audio playback sample rates from 8kHz to 192kHz. The PCM interface also supports standard I²S, left-justified, and TDM data formats. The PCM interface is disabled and powered down when the PCM data input (DIN) is disabled.

PCM Clock Configuration

The PCM slave interface requires the host to supply both BCLK and LRCLK. To configure the PCM interface clock inputs, the host must program both the device interface sample rate (<u>PCM_SR</u>) and BCLK to LRCLK (<u>PCM_BSEL</u>) ratio. The PCM interface sample rate must be configured to match the frequency of the frame clock (LRCLK) using the <u>PCM_SR</u> registers. The speaker path sample rate is also set by the <u>PCM_SR</u> setting. The device supports a range of BCLK to LRCLK clock ratios (<u>PCM_BSEL</u>) ranging from 32 to 512. However, based on the selected PCM interface sample rate (LRCLK frequency), the configured clock ratio cannot result in a BLCK frequency that exceeds 24.576MHz.

PCM Data Format Configuration

The device supports the standard I²S, left-justified, and TDM data formats, and the operating mode is configured using

the PCM FORMAT bit field.

I²S/Left-Justified Mode

I²S and left-justified formats support two channels that can be 16-, 24-, or 32-bits in length. The BCLK to LRCLK ratio (<u>PCM_BSEL</u>) must be configured to be twice the desired channel length. The audio data word size is configurable to 16-, 24-, or 32-bits in length (<u>PCM_CHANSZ</u>), but must be programmed to be less than or equal to the channel length. If the resulting channel length exceeds the configured data word size, then the data input LSBs are truncated.

Table 1. Supported I²S/Left-Justified Mode Configurations

CHANNELS	CHANNEL LENGTH	BCLK TO LRCLK RATIO (PCM_BSEL)	SUPPORTED DATA WORD SIZES (PCM_CHANSZ)
	16	32	16
2	24	48	16, 24
	32	64	16, 24, 32

With the default PCM settings, falling LRCLK indicates the start of a new frame and the left channel data (Channel 0) while rising LRCLK indicates the right channel data (Channel 1). In I²S mode, the MSB of the audio word is latched on the second active BCLK edge after an LRCLK transition. In left-justified mode, the MSB of the audio word is latched on the first active BCLK edge after an LRCLK transition.

The <u>PCM_BCLKEDGE</u> register bit selects either the rising or falling edge of BCLK as the active edge that is used for data capture (DIN). The <u>PCM_CHANSEL</u> bit configures which LRCLK edge indicates the start of a new frame (channel 0), and LRCLK transitions always align with the inactive BCLK edge. The data output is valid on the same active BCLK edge as the data input.

LRCLK	CHANNEL 0 (LEFT)	CHANNEL 1 (RIGHT)	
всік ПП		' 	-]
DIN 777	U U U U U U U U U U U U U U U U U U U]
DIN ///	<u>~\~\~\~\~\~\~\~\~\~\~\~\~\~\~\~\~\~\~\</u>	<u>~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</u>	I

Figure 1. Standard I²S Mode

RCLK	CHANNEL 0 (LEFT)	CHANNEL 1 (RIGHT)	
встк ППЛЛЛ			
BCLK] [] [] []			
DIN //15/14/13	\(\frac{12}{11}\)\(\frac{10}{9}\)\(\frac{8}{7}\)\(\frac{6}{5}\)\(\frac{4}{3}\)\(\frac{2}{1}\)\(\frac{1}{0}\)\(\frac{1}{1}\)	15 (14) (13) (12) (11) (10) (9) (8) (7) (6) (5) (4) (3) (2) (1) (0)	15 14 13

Figure 2. Left-Justified Mode




Figure 3. Left-Justified Mode (LRCLK Inverted)




Figure 4. Left-Justified Mode (BCLK Inverted)

TDM Modes

The provided TDM modes support timing for up to 16 digital audio input channels (from DIN) each containing 16-, 24-, or 32-bits of data. The number of TDM input channels is determined by both the selected BCLK to LRCLK ratio (<u>PCM_BSEL</u>) and the selected data word and channel length (<u>PCM_CHANSZ</u>).

For a given valid configuration, the number of available data input channels per frame is calculated as follows:

Number of Available Data Input Channels = BCLK to LRCLK Ratio/Channel Length

For a given valid configuration, the number of available 8-bit data output slots per frame is calculated as follows:

Number of Available Data Output Slots = BCLK to LRCLK Ratio/8

<u>Table 2</u> shows the supported TDM mode configurations for each combination of input data channels and output data slots. In some configurations, the maximum PCM interface and speaker amplifier playback sample rate are limited to less than 96kHz to avoid violating the BCLK frequency limit of 24.576MHz.

Table 2. Supported TDM Mode Configurations

INPUT DATA CHANNELS	DATA WORD SIZES (PCM_DATA_WIDTH)	BCLK TO LRCLK RATIO (PCM_BSEL)	MAXIMUM SPEAKER PLAYBACK SAMPLE RATE (FLRCLK)
	16	32	
2	24	48	
	32	64	
3	32	125	
	16	64	192kHz
4	24	96	
	32	128	
5	24	125	
7	16	125	
2	16	32	96kHz

Table 2. Supported TDM Mode Configurations (continued)

INPUT DATA CHANNELS	DATA WORD SIZES (PCM_DATA_WIDTH)	BCLK TO LRCLK RATIO (PCM_BSEL)	MAXIMUM SPEAKER PLAYBACK SAMPLE RATE (FLRCLK)
	24	48	
	32	64	
3	32	125	
	16	64	
4	24	96	
	32	128	1
5	24	125	
7	16	125	
′	32	250	
	16	128	
8	24	192	
	32	256	
10	24	250	
15	16	250	
16	16	256	
7	32	250	
10	24	250	1
10	32	320	400-11-
15	16	250	- 48kHz
40	24	384	1
16	32	512	1

With the default PCM interface settings, in TDM mode a rising frame clock (LRCLK) edge acts as the frame sync pulse and indicates the start of a new frame. The frame sync pulse width must be equal to at least one bit clock period however the falling edge can occur at any time as long as it does not violate the setup time of the next frame sync pulse rising edge. The PCM CHANSEL bit can be used to invert the LRCLK edges (sync pulse) used to start a TDM frame.

In TDM mode, the MSB of the first audio word can be latched on the first (TDM Mode 0), second (TDM Mode 1), or third (TDM mode 2) active BCLK edge after the sync pulse and is programmed by the PCM_FORMAT bits. Additionally, the PCM_BCLKEDGE register bit allows for the programmability of the BCLK edge that is used for data capture and data output. The data output is valid on the same active BCLK edge as the data input. The data output also transitions on the same edge as data input.




Figure 5. TDM Modes

PCM Data Path Configuration

The PCM interface data input (DIN) receives the source data for the speaker amplifier path.

PCM Data Input

The PCM interface data input (DIN) is enabled with the PCM_RX_EN_bit and can accept data from any valid input data channel. The device provides an input digital mono mixer that can route a single channel or can mix two PCM input channels to create a mono input to the speaker playback path. The PCM_DMMIX_CFG bit is used to configure the mixer, while the PCM_DMMIX_CH0_SOURCE and PCM_DMMIX_CH1_SOURCE bits select which of the 16 PCM input channels are used as the input to the mono mixer. In I²S and left-justified modes, only 2 input data channels are available

while in TDM mode, up to 16 channels of input data may be available. If the PCM data input is disabled (PCM_RX_EN = 0), a zero-code value is driven into the speaker amplifier path.




Figure 6. PCM Data Input

PCM Interface Timing

Figure 7 shows timing for BCLK, LRCLK, and DIN. See the *Electrical Characteristics* table for more details.




Figure 7. PCM Interface Timing/Slave Mode—LRCLK, BCLK, DIN Timing Diagram

Device Status Bits

The IC uses the status register to report the status of various device functions. The status register bits are set when their respective events occur, and are cleared upon reading the register. Device status can be determined by poling the status

register. See <u>Table 3</u> for the status bit event sources.

Table 3. Status Bit Event Sources

STATUS BIT EVENT SOURCES	BIT FIELD	DESCRIPTION	
Thermal Shutdown Event	<u>THERMSHDN</u>	Indicates that the thermal-shutdown threshold temperature has been exceeded.	
Thermal Warning Event	<u>THERMWARN</u>	Indicates that the thermal-warning threshold temperature has been exceeded.	
Thermal Foldback Begin Event	THERMFB_BGN	Indicates that the die temperature is above the thermal-warning threshold and the device is attenuating the output.	
Thermal Foldback End Event	THERMFB_END	Indicates that die temperature is below thermal-warning threshold and the device has stopped attenuating the output.	
OTP Load Fail Event	OTP_FAIL	Indicates that the OTP load routine that runs when exiting hardware shutdown has failed to complete successfully. If the OTP load routine fails, the device is held in software shutdown.	
Speaker Over Current Event	<u>SPK_OVC</u>	Indicates that the speaker amplifier current limit has been exceeded.	
FLL CLK Error	<u>FLL_ERR</u>	Indicates a clock stop error in the internal clocks of the device.	
External CLK (BCLK/LRCLK) Error	CLK_ERR	Indicates a frequency or framing error in the input BCLK or LRCLK.	
Speaker Amplifier Monitor Error	<u>SPKMON_ERR</u>	Indicates an amplifier output stuck high or low error.	
Power-Up Done Event	PWRUP_DONE	Indicates that the device has entered the active state and the device is ready to play audio.	
Power-Down Done Event	PWRDN_DONE	Indicates that the device has entered the software shutdown state.	
V _{BAT} UVLO Shutdown Event	VBAT_UVLO_SHDN	Indicates that V _{BAT} is below the minimum allowed voltage when the device is in the active state.	
DHT Active Event	DHT_ACTIVE	Indicates that the DHT circuit is active and is applying attenuation to the signal.	

Speaker Path

The source input data to the speaker amplifier path is routed from the PCM interface. The data is then routed through digital filters, signal processing, and volume/gain control blocks before reaching the Class-D speaker amplifier.




Figure 8. Speaker Amplifier Path

Speaker Path Dither

The input data to the speaker path can optionally have dither (±1LSB peak-to-peak) applied if <u>SPK_DITH_EN</u> is set to 1. No dither is applied when <u>SPK_DITH_EN</u> is set to 0.

Speaker Path Data Inversion

The input data to the speaker path can optionally be inverted by setting the SPK INVERT bit to 1.

Speaker Path DC Blocking Filter

A DC blocking filter can be enabled on the speaker path by setting the SPK DCBLK EN bit to 1.

Speaker Path Digital Volume Control

The device provides a dynamically programmable speaker path digital volume control. The digital volume control provides an attenuation range of 0dB to -63dB in 0.5dB steps that is configured with the <u>SPK_VOL</u> bit field. A digital mute is also provided and is enabled when <u>SPK_VOL</u> is set to 0x7F.

Digital volume ramping during speaker path start-up, speaker path shutdown, and digital mute (<u>SPK_VOL</u> = 0x7F) is disabled by default. However, both the volume ramp up and ramp down can be individually enabled with the <u>SPK_VOL_RMPUP_BYPASS</u> and <u>SPK_VOL_RMPDN_BYPASS</u> bit fields respectively. When volume ramp up or ramp down is enabled, the device turn-on and turn-off times are longer.

Speaker Safe Mode

The device provides a safe mode bit (<u>SPK_SAFE_EN</u>). When this bit is enabled, the <u>SPK_VOL</u> and <u>SPK_GAIN_MAX</u> settings are ignored and the amplifier output is set to -18dBFS. By default, speaker safe mode is enabled to protect any speaker connected to the device on power-up. While speaker safe mode is enabled, the digital volume control (<u>SPK_VOL</u>) settings are ignored.

Speaker Path Maximum Peak Output Voltage Scaling

The full-scale output of the speaker path DAC is 0.48 dBV (typical). The speaker path no-load maximum peak output voltage level (V_{MPO}) is then programmable relative to this baseline level. The peak output scaling range is from 6dB to 21dB and is set with the SPK_GAIN_MAX bit field.

The speaker output signal level (in dBV) for a given digital input signal level (in dBFS) is calculated as follows:

Output Signal Level (dBV) = Input Signal Level (dBFS) + 0.48 (dBV) + SPK_GAIN_MAX (dB) (0dBFS is referenced to 0dBV) The peak output voltage scaling is applied to the signal path using a combination of digital gain and analog gain adjustments.

DAC Digital Filters

The DAC features a digital lowpass filter that is automatically configured based on the sample rate that is used. This filter eliminates the effect of aliasing and any other high-frequency noise that might otherwise be present. See the *DAC Digital Filters* section of the *Electrical Characteristics* table.

Dynamic Headroom Tracking (DHT)

The device features DHT that can preserve consistent signal distortion and listening levels in the presence of a varying supply level. The DHT features a limiter that can operate as either a signal distortion limiter (SDL) or a standard signal level limiter (SLL).

The DHT block is enabled with the DHT_EN bit. Before enabling the DHT, the measurement ADC PVDD channel should be configured and enabled. The DHT block uses the measured supply level and the current signal level to calculate the attenuation (if any) that is applied to the signal path. Also, the DHT block should not be disabled by setting the DHT_EN bit to 0 when the DHT is active (i.e., attenuation is being applied).




Figure 9. Simplified Dynamic Headroom Tracking System Block Diagram

DHT Supply Tracking and Headroom

The DHT block uses three parameters to track the target peak output level (V_{TPO}) relative to the maximum peak output voltage (V_{MPO}) as the active speaker amplifier supply level varies.

The first is the speaker amplifier full-scale gain setting (SPK_GAIN_MAX bit field). This control selects the maximum (no-load) peak output voltage level (V_{MPO}) that is output by the Class-D amplifier with a full-scale input signal (0dBFS). Most DHT thresholds and parameters are calculated relative to the full-scale V_{MPO} .

The second parameter is the measured speaker amplifier supply voltage level (V_{SUP}). The measurement ADC provides the DHT block with the PVDD supply voltage level (V_{PVDD}).

The third parameter is the speaker amplifier supply headroom (SUP $_{HR}$). The supply headroom is a positive or negative percentage offset relative to the measured V_{SUP} conversion result. It is configured using the DHT_HR bit field and can be set from +20% to -20% of V_{SUP} in 2.5% step sizes.

The DHT target peak output voltage level (V_{TPO}) is equal to the measured supply voltage (V_{SUP}) scaled to include the selected supply headroom percentage, and is actively calculated with the following equation:

 $V_{TPO} = V_{SUP} \ x \ (100\%-SUP_{HR})$ The target peak output attenuation (or ratio) from V_{TPO} to V_{MPO} is calculated as follows: $A_{TPO} = 20 \ x \log (V_{TPO}/V_{MPO})$ If A_{TPO} exceeds 0dB (V_{SUP} with headroom > V_{MPO}), then the DHT block assumes that there is sufficient supply voltage to reproduce the audio signals as configured without attenuation. In this case, $A_{TPO} = 0$ dB is used for all further calculations. This is important as the DHT functions only apply attenuation, and never apply positive gain. Once the calculated V_{TPO} drops below V_{MPO} , the calculated target peak output attenuation (A_{TPO}) is less than 0dB, and the DHT functions are applied appropriately as the input signal level changes.

For example, if V_{MPO} = 13.63V, V_{SUP} = 8.04V, and SUP_{HR} = -20%, then solving for V_{TPO} yields a target peak output level of ~9.65V. Next, solving for the target peak output attenuation (A_{TPO}) yields approximately -3dB.

Figure 10 shows the default transfer function (with no DHT attenuation applied), where the current target peak output level (V_{TPO}) is based on the current V_{SUP} and the supply headroom settings. The tracked V_{TPO} and the resulting peak output attenuation (A_{TPO}) are then used in the attenuation calculations for the DHT functions. Note that this and all subsequent figures are not drawn to a precise scale and that the x-axis input signal level (dBFS) is on a linear scale, while the y-axis peak output voltage level is on a log scale.




Figure 10. V_{TPO} and A_{TPO} Calculation Example

DHT Mode 1—Signal Distortion Limiter (SDL)

The DHT signal distortion limiter (SDL) maintains a consistent level of signal distortion at the amplifier output as the supply voltage (V_{SUP}) changes. To use DHT mode 1 (just the signal distortion limiter active), set the DHT_LIM_MODE bit low (default) to place the limiter function in supply tracking mode (SDL). The signal distortion limiter function is a compressor with a ratio of infinity to 1 that actively sets its threshold (V_{SDL} in voltage) equal to the calculated target peak output voltage level (V_{TPO}). The output-referred SDL threshold (SDL_{THR}) and the input-referred SDL knee or rotation point (SDL_{RP}) are equal in mode 1 and can be calculated relative to full-scale (in dBFS) as a ratio of V_{TPO} to V_{MPO} : SDL_{RP} = SDL_{THR} = 20 x log (V_{TPO}) = 20 x log (V_{TPO})

The transfer function for input signal levels below the SDL rotation point (SDL $_{RP}$) is unchanged. When the input signal level exceeds SDL $_{RP}$, the signal distortion limiter function is applied to the signal path. As the input signal level increases, the distortion limiter attenuation continues to increase as well and can be calculated for a given input signal level (A $_{INPUT}$ in dBFS) as follows:

SDL ATTENUATION = SDL_{RP}-A_{INPUT}

By actively recalculating SDL_{RP} (or SDL_{THR}) as the target peak output level (V_{TPO}) changes, the DHT SDL maintains a consistent limit and level of amplifier output distortion relative to the available supply voltage (V_{SUP}).

When the target peak output voltage (V_{TPO}) exceeds the amplifier maximum peak output voltage (V_{MPO}), there is sufficient headroom and no SDL attenuation is applied. However, as soon as V_{TPO} falls below V_{MPO} , the input signal amplitude can exceed the calculated SDL_{RP}. The following examples show the transfer function when $V_{SUP} \ge V_{MPO}$ with the minimum (-20%), no (0%), and maximum (+20%) supply headroom (SUP_{HR}) settings. Note that in the case with positive headroom (+20%), the SDL_{RP} falls below the input signal full-scale level even though $V_{SUP} = V_{MPO}$.




Figure 11. Signal Distortion Limiter with V_{MPO} ≤ V_{SUP} and +20% Headroom (SUP_{HR})




Figure 12. Signal Distortion Limiter with $V_{MPO} \le V_{SUP}$ and 0% Headroom (SUP_{HR})




Figure 13. Signal Distortion Limiter with $V_{MPO} \le V_{SUP}$ and -20% Headroom (SUP_{HR})

As the supply voltage (V_{SUP}) drops further below the maximum peak output voltage (V_{MPO}), the DHT target peak output voltage (V_{TPO}) proportionally scales down. In cases with zero or positive amplifier supply headroom settings ($+20\% \ge SUP_{HR} \ge 0\%$), the input signal level can exceed the SDL rotation point (SDL_{RP}) before the peak output exceeds V_{SUP} . In this case, amplifier output clipping can be prevented.




Figure 14. Signal Distortion Limiter with $V_{MPO} > V_{SUP}$ and +20% Headroom (SUP_{HR})




Figure 15. Signal Distortion Limiter with $V_{MPO} > V_{SUP}$ and 0% Headroom (SUP_{HR})

In cases with a negative supply headroom setting (0% > $SUP_{HR} \ge -20\%$), the input signal does not exceed the SDL_{RP} until after the peak output reaches V_{SUP} . As a result, clipping occurs at the amplifier output. However, once the input signal level exceeds the SDL_{RP} , the audio signal level is digitally limited by the SDL preventing the amplifier output clipping from worsening further.




Figure 16. Signal Distortion Limiter with V_{MPO} > V_{SUP} and -20% Headroom (SUPHR)

DHT Mode 2—Signal Level Limiter (SLL)

In DHT mode 2, the limiter is configured as a fixed threshold signal level limiter (SLL). Set the DHT_LIM_MODE bit high to place the limiter function in SLL mode.

Like the signal distortion limiter, the signal level limiter function is a compressor with a ratio of infinity to 1. However, unlike the SDL, the SLL output-referred threshold (SLL_{THR}) is configured to a set level. The SLL_{THR} is selected with the DHT_LIM_THRES bit field from a range of 0dBFS to -15dBFS. The SLL threshold can also be expressed as an input-referred knee or rotation point (SLL_{RP}) which is equal to SLL_{THR} in mode 2. The SLL amplifier peak output voltage limit (V_{SLL}) is calculated from the selected SLL threshold (SLL_{THR}) and maximum peak output voltage (V_{MPO}) with the following equation:

SLL PEAK OUTPUT VOLTAGE LIMIT = V_{SLL} = V_{MPO} x 10 ^(SLL_{THR}/20)

The transfer function for signal levels below the SLL threshold (SLL_{THR}) is unchanged. When the signal level exceeds the SLL_{THR} , the signal level limiter function is applied to the signal path. As the input signal level increases, the limiter attenuation continues to increase as well and can be calculated for a given input signal level (A_{INPUT} in dBFS) relative to SLL_{RP} (= SLL_{THR}) as follows:

SLL ATTENUATION = $SLL_{RP}-A_{INPUT}$

When V_{TPO} is greater than V_{SLL} , the amplifier peak output level is limited to V_{SLL} whenever the signal amplitude exceeds the SLL threshold (SLL_{THR}). As a result of the fixed SLL threshold and rotation point, the transfer function is identical for any V_{SUP} level and corresponding V_{TPO} that is greater than V_{SLL} .

This is illustrated in Figure 17 for decreasing V_{SUP} and V_{TPO} levels. As V_{SUP} decreases, V_{TPO} is recalculated and decreases as well. Three different, progressively lower V_{TPO} levels are shown (V_{TPO1} , V_{TPO2} , and V_{TPO3}). Due to the fixed SLL threshold, V_{SLL} is the same in all three cases. Since all three V_{TPO} values are greater than V_{SLL} , the transfer function for each case is identical and is limited at V_{SLL} .




Figure 17. Signal Level Limiter with V_{TPO} > V_{SLL} as V_{SUP} Decreases

When the V_{TPO} is less than V_{SLL} , the amplifier output can clip before the input signal amplitude exceeds the SLL rotation point (SLL_{RP} = SLL_{THR}). As the input signal level continues to increase, once it exceeds SLL_{RP} the signal level is digitally limited preventing the amplifier output clipping from worsening further. Because both the SLL threshold and rotation point are fixed relative to full-scale, as V_{SUP} continues to decrease, the clipping at the amplifier output grows progressively worse before the input signal exceeds SLL_{RP} (= SLL_{THR}).

<u>Figure 18</u> has the same SLL settings as <u>Figure 17</u> (same SLL_{THR}). For simplicity, $V_{TPO} = V_{SUP}$ ($SUP_{HR} = 0\%$), and V_{TPO} has decreased further and is now less than V_{SLL} . As a result, the amplifier output clips before the SLL digitally limits the signal level.




Figure 18. Signal Level Limiter with V_{TPO} < V_{SLL} Showing Amplifier Output Clipping

DHT Attenuation

When the DHT block first applies attenuation, an interrupt is generated (DHT_ACTIVE_BGN_*). When the DHT block fully releases all applied attenuation (i.e., DHT is inactive), an interrupt is generated (DHT_ACTIVE_END_*). Interrupts are not generated when DHT is actively adjusting the level of attenuation.

The maximum attenuation (A_{MAX}) applied to the audio signal by the DHT functions is selected with the DHT_MAX_ATN bit field. The maximum attenuation can be set from -1dB to -15dB with a 1dB step size. The configured DHT functions stop further attenuation of the audio signal once the calculated attenuation (relative to the unattenuated input signal level) reaches the selected maximum attenuation (A_{MAX}). If the calculated attenuation (based on input signal level and measured V_{SUP}) exceeds the selected maximum attenuation (A_{MAX}), the applied attenuation is set equal to (limited at) A_{MAX} . This can occur anytime the target peak output (V_{TPO}) to maximum peak output (V_{MPO}) ratio or peak output attenuation (denoted A_{TPO}) is less than (or has a larger absolute value than) A_{MAX} .

All previous examples showcase where the peak output attenuation (A_{TPO}) did not exceed the selected maximum attenuation (A_{MAX}). The following figures show signal distortion limiter use cases where V_{SUP} has decreased until A_{TPO} < A_{MAX} .

In Figure 19, the SUP $_{HR}$ is set to -20%. Since $A_{TPO} < A_{MAX}$, the attenuation applied by the distortion limiter reaches the programmed maximum attenuation level before the input signal reaches full-scale. For input signals past the point where calculated attenuation is equal to A_{MAX} , the attenuation stops increasing and is now fixed at A_{MAX} . As a result, past this point, the audio signal (in the digital domain) begins to increase. This results in the distortion increasing at the amplifier output (which was already clipping at the limited level of distortion).




Figure 19. Distortion Limiter Case with -20% Headroom and A_{MAX} Exceeded

In Figure 20, the supply headroom is set to +20%. As before, the attenuation applied by the SDL reaches the selected maximum attenuation (A_{MAX}) before the input signal reaches full-scale. Past this point, the audio signal (in the digital domain) begins increasing and the signal level (and any distortion) at the amplifier output increases as well. In this case, the amplifier output was not clipping until after A_{MAX} was exceeded.




Figure 20. Distortion Limiter Case with +20% Headroom and A_{MAX} Exceeded

DHT Ballistics

When the signal level exceeds the threshold for a configured DHT function (SDL or SLL) or continues to increase beyond this point, the appropriate level of attenuation is applied to the signal level at the programmed attack rate. The DHT attack rate is selected with the DHT ATK RATE bit field.

The change in input signal level is detected by a peak detect circuit which has a fixed 3.5ms release time. When the signal level decreases or drops below the threshold for a configured DHT function (SDL or SLL), the appropriate level of applied attenuation is released. The DHT release rate is selected with the DHT_RLS_RATE bit field. However, due to the 3.5ms/dB peak detector, the 2ms/dB release rate is effectively 3.5ms/dB. All other release rates have a fixed delta of 3.5ms compared to the programmed release rate.

The attack-and-release behavior is a bit different when triggered by a change in the active amplifier supply level. When the supply level decreases and triggers a DHT function attack, the attenuation is applied quickly at the configured attack rate. Likewise, as the supply level increases, the attenuation is released at the configured release rate. However, if DHT supply hysteresis is enabled (DHT_SUPPLY_HYST_EN = 1), then as the supply increases, the applied DHT function does not release attenuation until the increase in the supply level exceeds the programmed DHT supply hysteresis level (DHT_SUPPLY_HYST). Once the supply increase exceeds the hysteresis, the appropriate level of applied attenuation is released at the configured release rate.

Charge Pump Boost

The MAX98380 features a charge pump tripler that boosts the V_{BAT} supply voltage to PVDD to power the Class-D speaker amplifier. The device features a soft-start sequence to minimize inrush current and voltage overshoot on power-up. When the IC is enabled, the soft-start ramps the charge pump output (PVDD) to its final value in a fixed time (set by CP_SOFT_TIMER) while maintaining a current limit of $I_{STARTUP}$ (see the *Electrical Characteristics* table). Maximum load current is available after the soft-start is completed. The CP_SOFT_TIMER setting is dependent on the effective capacitance of the flying capacitor and PVDD decoupling capacitor. If the timer is set too low, the PVDD does not settle

to its final value at the end of the soft-start time, and the device sees a high inrush current thereafter. The recommended soft timer settings for different capacitors is shown in <u>Table 4</u>.

Table 4. Charge Pump Soft Timer Settings

FLYING CAPACITOR VALUES	CAPACITOR TYPE	CP_SOFT_TIMER SETTING	SOFT TIMER (ms)
Nominal (2x2.2µF/2x2.2µF)	0402	0x3	1.5
Double flying caps (4x2.2µF/4x2.2µF)	0402	0x4	2.0
Oversized capacitors (22µF/22µF)	0805	0x6	3.0

The charge pump clock frequency can be configured by setting the <u>CP_CLK_SEL</u> bits. However, the charge pump frequency is automatically changed in quiescent conditions to get the lowest power consumption.

The part also features a boost bypass mode that is set using the <u>BST_BYPASS_MODE</u> bit field. By default, the <u>BST_BYPASS_MODE</u> bit field is set to 0 and the charge pump tripler is enabled and the Class-D amplifier is powered by the voltage V_{PVDD} (see the <u>Electrical Characteristics</u> table). When the <u>BST_BYPASS_MODE</u> bit field is set to 1, the charge pump operates in bypass mode, and the PVDD voltage is set to the V_{BAT} supply.

Dynamic Boost Control (DBC)

For increased efficiency, the charge pump boost can be configured to operate in the dynamic boost control (DBC) mode. In DBC mode, the boost bypass is controlled dynamically using the LSB of the digital audio stream sourced from a host DSP. Using a simple software routine, the host DSP analyzes the incoming digital audio, and based on a predetermined threshold level, modifies the LSB to 0 or 1 before sending it to the amplifier. This results in significant power savings, both during guiescent, and active playback.

Speaker Amplifier

The filterless Class-D amplifier offers much higher efficiency than Class-AB amplifiers. The high efficiency of a Class-D amplifier is due to the switching operation of the output stage transistors. Any power loss associated with the Class-D output stage is mostly due to the I²R loss of the MOSFET on-resistance and guiescent current overhead.

Class-D Output Short-Circuit Protection

If the output current limit of the Class-D amplifier (I_{LIM}) is exceeded (see the <u>Electrical Characteristics</u> table), the outputs are disabled for approximately 27ms. At the end of the 27ms, the outputs are re-enabled. If the fault condition still exists, the outputs continue to disable and re-enable until the fault condition is removed.

Click-and-Pop Suppression

The speaker amplifier features ADI's comprehensive click-and-pop suppression. During turn-on, the click-and-pop suppression circuitry reduces audible transient sources internal to the device. When entering shutdown or standby, the differential speaker outputs simultaneously go to Hi-Z.

The comprehensive click-and-pop suppression of the MAX98380 is <u>unaffected</u> by power-up or power-down sequencing. Applying or removing the clocks before or after the transition of $\overline{\text{RESET}}$ yields the same click-and-pop performance. However, when volume ramping is enabled, the clocks and V_{DD} must remain valid for 13ms after $\overline{\text{RESET}}$ goes high to allow for volume ramping to complete for best click-and-pop performance.

Ultra-Low EMI Filterless Output Stage

Traditional Class-D amplifiers require the use of external LC filters or shielding to meet EN55022B electromagnetic interference (EMI) regulation standards. ADI's active emissions-limiting, edge-rate control circuitry, and spread-spectrum modulation reduce EMI emissions while maintaining high efficiency.

ADI's spread-spectrum modulation mode flattens wideband spectral components while proprietary techniques ensure that the cycle-to-cycle variation of the switching period does not degrade audio reproduction or efficiency. The device's spread-spectrum modulator randomly varies the switching frequency by f_{SSM} around the center frequency (f_{SW}). Above 10MHz, the wideband spectrum looks like noise for EMI purposes.

Measurement ADC

The device features a configurable measurement ADC. By default, the ADC has a 9-bit resolution but can be configured for 8-bit resolution by programming the ADC_MODE bit field to 1 (by default ADC_MODE = 0). This allows the user to trade accuracy for faster ADC conversion speed. The measurement ADC has two channels, one for die temperature measurement (measurement ADC thermal channel) and one for PVDD supply voltage measurement (measurement ADC PVDD channel). Enabled channels are measured sequentially and continuously. Each channel separately provides an optional programmable lowpass IIR filter.

Measurement ADC Thermal Channel

When the device is clocked and in the active state (EN = 1), the measurement ADC thermal channel automatically activates. When active, it continuously measures and reports the device die temperature over the range from -29° C to $+150^{\circ}$ C)

The output of the thermal ADC channel can be read back through the MEAS_ADC_THERM_DATA bit field and is the input to both the thermal protection and thermal foldback blocks. By default (<u>MEAS_ADC_THERM_RD_MODE_</u> = 0), the thermal readback value is automatically updated after each conversion is completed. Setting <u>MEAS_ADC_THERM_RD_MODE_</u> to 1 places thermal readback into manual mode. In manual mode, the thermal readback result is updated manually when a 1 is written to the <u>MEAS_ADC_THERM_RD_UPD</u> bit field. The ADC thermal channel data readback in manual mode is 9 bits (by default) and 8 bits (when ADC_MODE = 1). In the automatic readback mode, for the 9 bit ADC resolution mode, since the data readback is from two registers, the LSB register is not guaranteed to be synchronous with the MSB register and can result in higher noise in automatic mode.

The thermal ADC channel also provides an optional lowpass IIR filter with a programmable bandwidth that scales relative to the measurement ADC sample rate. The filter is enabled with the MEAS_ADC_TEMP_FILT_EN bit field, and the bandwidth is set with the MEAS_ADC_TEMP_FILT_COEFF bit field.

Measurement ADC PVDD Channel

When the device is clocked and in the active state (EN = 1), the measurement ADC PVDD channel can be enabled. The PVDD channel is manually enabled by setting the <u>MEAS_ADC_PVDD_EN</u> bit to 1 and must be manually enabled for the DHT to operate. When the channel is enabled, it continuously measures and reports the PVDD supply voltage level over the range of 2.5V to 15V.

The output of the measurement ADC PVDD channel can be readback through the MEAS_ADC_PVDD_DATA bit field and is routed to the DHT. By default (<u>MEAS_ADC_PVDD_RD_MODE</u> = 0), the PVDD readback value is automatically updated after each conversion is completed. Setting <u>MEAS_ADC_PVDD_RD_MODE</u> to 1 places PVDD readback into manual mode. In manual mode, the readback result is updated when a 1 is written to the <u>MEAS_ADC_PVDD_RD_UPD</u> bit field. The ADC PVDD channel data read back in manual mode is 9 bits (by default) and 8 bits (when ADC_MODE = 1). In the automatic readback mode, for the 9 bit ADC resolution mode, since the data readback is from two registers, the LSB register is not guaranteed to be synchronous with the MSB register and can result in higher noise in automatic mode.

The lowest measured PVDD measurement result is read back through the <u>LOWEST_PVDD_DATA_MSB</u> and LOWEST_PVDD_DATA_LSB bit fields. These bit fields both automatically clear and are reset to the value of the current measurement result immediately after LSB readback is completed.

The PVDD channel also provides an optional lowpass IIR filter with a programmable bandwidth that scales relative to the measurement ADC sample rate. The filter is enabled with the MEAS_ADC_PVDD_FILT_EN bit and the bandwidth is set with the MEAS_ADC_PVDD_FILT_COEFF bit field. When DHT operation is desired, it is recommended to enable the filter (MEAS_ADC_PVDD_FILT_EN = 1) and set the filter bandwidth to 300kHz (MEAS_ADC_PVDD_FILT_COEFF = 0x4).

Thermal Protection

When the device is active, the measurement ADC thermal channel is automatically enabled and monitors die temperature to ensure that it does not exceed the configured thermal thresholds.

Thermal Warning and Thermal Shutdown Configuration

The thermal-warning threshold is configured by the <u>THERMWARN_THRESH[5:0]</u> bit field and the thermal-shutdown

threshold is configured by the <u>THERMSHDN_THRESH[5:0]</u> bit field. When die temperature is decreasing, hysteresis is applied to both thresholds. The temperature hysteresis is configured by the <u>THERM_HYST</u> bit field.

Thermal Shutdown Recovery Configuration

The device thermal-shutdown-recovery behavior is determined by the state of the <u>THERM_AUTORESTART_EN</u> bit. When the <u>THERM_AUTORESTART_EN</u> bit is set to 0, the thermal-shutdown recovery is in manual mode. In manual mode, when the die temperature exceeds the thermal-shutdown threshold, the amplifier output is automatically disabled. Once the die temperature drops below the thermal-warning threshold minus the hysteresis, the device is placed into software shutdown (<u>EN</u> is set to 0) and remains in that state until the host manually re-enables the device.

When the <u>THERM_AUTORESTART_EN</u> bit is set to 1, the thermal-shutdown recovery is in automatic mode. In automatic mode, when the die temperature exceeds the thermal-shutdown threshold, the amplifier is automatically disabled. Once the die temperature drops below the thermal-warning threshold minus the hysteresis, the amplifier is automatically reenabled.

Thermal Foldback

The device features thermal foldback to allow for a smoother audio response to high-temperature events. Thermal foldback is enabled by setting the <u>THERMFB_EN</u> bit to 1. Once enabled, when the die temperature exceeds the configured thermal-warning threshold (+120°C by default), attenuation is applied to the speaker amplifier path. As the die temperature increases, the level of attenuation also increases proportionally up to a maximum level of -12dB (unless the thermal-shutdown threshold is exceeded first). Likewise, as die temperature decreases (including hysteresis and hold time), the applied attenuation also proportionally decreases. The slope of the thermal-foldback attenuation is programmed with the <u>THERMFB_SLOPE_bit field.</u>

When thermal foldback is active, the attack time for a gain change can be a maximum of 2 samples. Additionally, there is up to a 7 sample delay in the signal path attenuation due to the group delay of the amplifier. The attenuation release rate (for decreasing temperature) is programmable and is configured with the <u>THERMFB_RLS</u> bit field. When the die temperature starts to decrease and drops below the maximum temperature minus the programmed hysteresis level, the attenuation starts to release after the programmed hold time (set with the <u>THERMFB_HOLD</u> bit field, thermal foldback settings).

I²C Serial Interface

The I²C serial control interface is activated when the device detects a valid I²C start condition at the SCL and SDA pins.

Slave Address

The slave address is defined as the seven most significant bits (MSBs) followed by the read/write bit. The seven most significant bits are programmable through the ADDR connection as shown in <u>Table 5</u>. The device does not communicate if ADDR is unconnected. Setting the read/write bit to 1 configures the device for read mode. Setting the read/write bit to 0 configures the device for write mode. The address is the first byte of information sent to the IC after the START condition.

Table 5. I²C Slave Address

ADDR CONNECTION	I ² C SLAVE ADDRESS (BINARY)	I ² C WRITE ADDRESS (BINARY)	I ² C READ ADDRESS (BINARY)
Connected to DVDD	0111000x	01110000	01110001
Connected to GND	0111001x	01110010	01110011
Connected to SDA	0111010x	01110100	01110101
Connected to SCL	0111011x	01110110	01110111

The IC features an I²C/SMBus™-compatible, 2-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA and SCL facilitate communication between the IC and the master at clock rates up to 1MHz. Figure 21 shows the 2-wire interface timing diagram. The master generates SCL and initiates a data transfer on the bus. The master device writes data to the IC by transmitting the proper slave address followed by two register address bytes (most significant byte first) and then the data word. Each transmit sequence is framed by a START (S) or REPEATED START (Sr) condition and a STOP (P) condition. Each word transmitted to the IC is 8 bits long and is followed by an acknowledge clock pulse. A master reading data from the IC transmits the proper slave address followed by a series of nine SCL

pulses. The IC transmits data on SDA in sync with the master-generated SCL pulses. The master acknowledges receipt of each byte of data. Each read sequence is framed by a START (S) or REPEATED START (Sr) condition, a not acknowledge, and a STOP (P) condition. SDA operates as both an input and an open-drain output. A pullup resistor, typically greater than 500Ω , is required on SDA. SCL operates only as an input. A pullup resistor, typically greater than 500Ω , is required on SCL if there are multiple masters on the bus, or if the single master has an open-drain SCL output. Series resistors in line with SDA and SCL are optional. Series resistors protect the digital inputs of the IC from high voltage spikes on the bus lines, and minimize crosstalk and undershoot of the bus signals.




Figure 21. I²C Interface Timing Diagram

Bit Transfer

One data bit is transferred during each SCL cycle. The data on SDA must remain stable during the high period of the SCL pulse. Changes in SDA while SCL is high are control signals (see the START and STOP Conditions section).

START and STOP Conditions

SDA and SCL idle high when the bus is not in use. A master initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high. A START condition from the master signals the beginning of a transmission to the IC. The master terminates transmission and frees the bus by issuing a STOP condition. The bus remains active if a REPEATED START condition is generated instead of a STOP condition.




Figure 22. I²C START, STOP, and REPEATED START Conditions

Analog Devices | 51 www.analog.com

Early STOP Conditions

The IC recognizes a STOP condition at any point during data transmission except if the STOP condition occurs in the same high pulse as a START condition. For proper operation, do not send a STOP condition during the same SCL high pulse as the START condition.

Acknowledge

The acknowledge bit (ACK) is a clocked 9th bit that the IC uses to handshake receipt each byte of data when in write mode. The IC pulls down SDA during the entire master-generated 9th clock pulse if the previous byte is successfully received. Monitoring ACK allows for the detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master retries communication. The master pulls down SDA during the 9th clock cycle to acknowledge receipt of data when the IC is in read mode. An acknowledge is sent by the master after each read byte to allow data transfer to continue. A not-acknowledge is sent when the master reads the final byte of data from the IC, followed by a STOP condition.




Figure 23. I²C Acknowledge

Write Data Format

A write to the IC includes the transmission of a START condition, the slave address with the R/W bit set to 0, two bytes of data to configure the internal register address pointer, one or more bytes of data, and a STOP condition.

The slave address with the R/W bit set to 0 indicates that the master intends to write data to the IC. The IC acknowledges receipt of the address byte during the master-generated 9th SCL pulse.

The second and third bytes transmitted from the master configure the ICs internal register address pointer. The pointer tells the IC where to write the next byte of data. An acknowledge pulse is sent by the IC upon receipt of the address pointer data.

The third byte sent to the IC contains the data that is written to the chosen register. An acknowledge pulse from the IC signals receipt of the data byte. The address pointer auto increments to the next register address after each received data byte. This auto-increment feature allows a master to write to sequential registers within one continuous frame. The master signals the end of transmission by issuing a STOP condition.




Figure 24. I²C Writing One Byte of Data to the Slave




Figure 25. I²C Writing n-Bytes of Data to the Slave

Read Data Format

Send the slave address with the R/W bit set to 1 to initiate a read operation. The IC acknowledges receipt of its slave address by pulling SDA low during the 9th SCL clock pulse. A START command followed by a read command resets the address pointer to register 0x2000.

The first byte transmitted from the IC is the content of register 0x00. Transmitted data is valid on the rising edge of SCL. The address pointer auto-increments after each read data byte. This auto-increment feature allows all registers to be read sequentially within one continuous frame. A STOP condition can be issued after any number of read data bytes. If a STOP condition is issued followed by another read operation, the first data byte to be read is from register 0x00.

The address pointer can be preset to a specific register before a read command is issued. The master presets the address pointer by first sending the ICs slave address with the R/W bit set to 0 followed by the two-byte register address. A REPEATED START condition is then sent followed by the slave address with the R/W bit set to 1. The IC then transmits the contents of the specified register. The address pointer auto-increments after transmitting the first byte.

The master acknowledges receipt of each read byte during the acknowledge clock pulse. The master must acknowledge all correctly received bytes except the last byte. The final byte must be followed by a not acknowledge from the master and then a STOP condition.




Figure 26. I²C Reading One Byte of Data from the Slave




Figure 27. I²C Reading n-Bytes of Data from the Slave

I²C Register Map

Control Bit Field Types and Write Access Restrictions

The device control bit fields fall into one of three basic types: read, write, or read and write. There are no read restrictions, and any read-enabled bit field can be read back anytime the I²C control interface is active. However, there are write restrictions, and every write-enabled bit field falls into one of two write access subtypes.

The first write access subtype is dynamic. Dynamic bit fields effectively have no write access restrictions and can be safely changed (written) in any device state where the I²C control interface is active. The second bit field access subtype is restricted. Restricted bit fields should only be changed (written) when the related functional block (as shown in <u>Table</u> 6) is powered down.

If the write access is restricted to the global enable (restrictions EN and ENL), then the restricted bit field should only be changed (written) when the device is in software shutdown. As a form of system protection, write access to some critical global enable restricted bit fields (ENL) is locked out by the hardware when the device is not in the software-shutdown state. Attempting to change (write to) these locked restricted bit fields when the device is not in the software-shutdown state has no effect (read access is still allowed).

The bit field type and write access subtype are provided for every bit field in the detailed register description tables. For all bit fields with the restricted subtype, the dependency is also denoted in the "RES" column.

Table 6 provides a detailed description of all device register types, access subtypes, and restriction dependencies that are used by this device. The write access restrictions describe the specific device condition(s) that should be met (and the corresponding bit field settings) before the system attempts to change (write to) bit fields with that restriction type.

 Table 6. Control Bit Types and Write Access Restrictions

BIT FIELD	WRITE	WRITE ACCESS RESTRICTIONS					
TYPE	ACCESS	DESCRIPTION	CONDITION	SYMBOL			
Read	Read Only	_	_	_			
Write	Dynamic	_		_			
or Read/ Write	Restricted	Device in Software Shutdown	EN = 0	EN			

Table 6. Control Bit Types and Write Access Restrictions (continued)

Write Access Locked Out by Hardware Unless the Device is in Software Shutdown	EN = 0	ENL
Speaker Amplifier Output and Feedback Disabled	SPK_EN = 0	SPK
Thermal Foldback Disabled	THERMFB_EN = 0	TFB
Dynamic-Headroom Tracking Disabled	DHT_EN = 0	DHT
PCM Interface Data Input and Output Disabled	PCM_RX_EN = 0	PCM

Register Map

Register Map

ADDRESS	NAME	MSB							LSB
Reset									
0x2000	Software Reset[7:0]	_	_	_	_	_	_	_	RST
Status Regi	isters								
0x2001	Status Registers 1[7:0]	VBAT_U VLO_SH DN	FLL_ER R_RAW	CLK_ER R	SPKMO N_ERR	SPK_OV C	OTP_FAI	PWRDN _DONE	PWRUP _DONE
0x2002	Status Registers 2[7:0]	_	-	-	DHT_AC TIVE	THERM SHDN	THERM WARN	THERMF B_BGN	THERMF B_END
Thermal Pro	otection								
0x2020	Thermal Warning Threshhold[7:0]	_			THERMV	VARN_THR	ESH[6:0]		
0x2021	Thermal Shutdown Threshold[7:0]	_			THERMS	SHDN_THR	ESH[6:0]		
0x2022	Thermal Hysteresis[7:0]	_	_	_	_	_	_	THERM_I	HYST[1:0]
0x2023	Thermal Foldback Settings[7:0]	_	_		3_HOLD[1:)]	THERMFE	B_RLS[1:0]		B_SLOPE[0]
0x2027	Thermal Foldback Enable[7:0]	-	-	-	-	-	_	-	THERMF B_EN
Error Monit	or							•	
0x2030	Clock Monitor Config[7:0]	_	_	_	_	_	_	_	CMON_ AUTORE START_ EN
0x2037	Error Monitor Control[7:0]	_	_	_	_	SPKMO N_EN	_	_	CMON_ EN
PCM Regist	ters		I		I.				
0x2040	PCM Mode Config[7:0]	PCM_CH	ANSZ[1:0]	PCN	/_FORMAT	[2:0]	_	PCM_C HANSEL	_
0x2041	PCM Clock Setup[7:0]	_	_	-	PCM_BC LKEDGE		PCM_B	SEL[3:0]	
0x2042	PCM Sample Rate Setup 1[7:0]	_	_	_	_		PCM_S	SR[3:0]	
0x2043	PCM RX Source 1[7:0]	_	_	-	_	-	_		MIX_CFG[0]
0x2044	PCM RX Source 2[7:0]	PCM_	_DMMIX_CI	H1_SOURC	E[3:0]	PCM_	DMMIX_CI	H0_SOURC	E[3:0]
0x204F	PCM Rx Enables[7:0]	_	_	_	_	_	_	_	PCM_RX _EN
ChargePum	np Control	•							
0x2082	SS TIMER ADJUST[7:0]	CP_CLK	_SEL[1:0]			CP_SOFT_	TIMER[5:0]		
Speaker Pa	th Control								
0x2090	AMP volume control[7:0]	_		SPK_VOL[6:0]					
0x2091	AMP Path Gain[7:0]	_	_	-	_	-	SPK	_GAIN_MAX	〈[2:0]

ADDRESS	NAME	MSB							LSB
0x2092	AMP DSP Config[7:0]	-	-	SPK_SA FE_EN	SPK_VO L_RMPD N_BYPA SS	SPK_VO L_RMPU P_BYPA SS	SPK_IN VERT	SPK_DIT H_EN	SPK_DC BLK_EN
0x2094	AMP SSM Configuration[7:0]	_	_	_	_	BST_BY P_MOD E	SPK_SSM	1_MOD[1:0]	AMP_SS M_EN
0x2095	AMP Configuration[7:0]				AMP_C	FG[7:0]			
0x209F	AMP Enable[7:0]	-	_	_	_	_	_	-	SPK_EN
Meas ADC				T	T	T		T	
0x20B0	Meas ADC Sample Rate[7:0]	_	-	-	-	-	-)C_SR[1:0]
0x20B1	Meas ADC Resolution[7:0]	_	_	_	_	_	_	ADC_TE MP_RES	ADC_PV DD_RES
0x20B2	Meas ADC PVDD Config[7:0]	_	_	_	MEAS_A DC_PVD D_FILT_ EN	MEAS_	ADC_PVDE	_FILT_CO	EFF[3:0]
0x20B3	Meas ADC Thermal Config[7:0]	_	-	_	MEAS_A DC_TEM P_FILT_ EN	MEAS_	MEAS_ADC_TEMP_FILT_COEFF[3:0]		
0x20B4	Meas ADC Readback Control[7:0]	_	_	-	_	_	MEAS_A DC_THE RM_RD_ MODE	-	MEAS_A DC_PVD D_RD_M ODE
0x20B5	Meas ADC Readback update[7:0]	_	_	_	_	_	MEAS_A DC_THE RM_RD_ UPD	-	MEAS_A DC_PVD D_RD_U PD
0x20B6	Meas ADC PVDD Readback MSB[7:0]			ME	AS_ADC_P	VDD_DATA	[8:1]		
0x20B7	Meas ADC PVDD Readback LSB[7:0]	_	-	_	_	_	-	_	MEAS_A DC_PVD D_DATA [0]
0x20B8	Meas ADC Temp Readback MSB[7:0]			MEA	S_ADC_TH	ERM_DATA	\[8:1]		
0x20B9	Meas ADC Temp Readback LSB[7:0]	_	_	_	_	_	_	_	MEAS_A DC_THE RM_DAT A[0]
0x20BA	Meas ADC Lowest PVDD Readback MSB[7:0]	LOWEST_PVDD_DATA[7:0]							
0x20BB	Meas ADC Lowest PVDD Readback LSB[7:0]	_	_	_	_	_	_	_	LOWES T_PVDD _DATA
0x20BC	Meas ADC Highest Temp Readback MSB[7:0]			HIG	GHEST_TE	MP_DATA[7	7:0]		

ADDRESS	NAME	MSB							LSB
0x20BD	Meas ADC Highest Temp Readback LSB[7:0]	_	ı	ı	-	-	-	-	HIGHES T_TEMP _DATA
0x20CF	Meas ADC Config[7:0]	_	ı	ı	_	_	_	_	MEAS_A DC_PVD D_EN
Dynamic Ho	eadroom Tracking								
0x20D1	Limiter Configuration 1[7:0]	_	-	-		Γ	OHT_HR[4:0)]	
0x20D2	Limiter Configuration 2[7:0]	_	-		DHT_I	LIM_THRES	SH[4:0]		DHT_LI M_MOD E
0x20D3	DHT Configuration 2[7:0]	_	_	_	DHT_MAX_ATN[4:0]				
0x20D4	DHT Configuration 3[7:0]	_	ı	I	_		DHT_ATK_	_RATE[3:0]	
0x20D5	DHT Configuration 4[7:0]	_	_	-	_		DHT_RLS_	_RATE[3:0]	
0x20D6	DHT Supply Hysteresis Configuration[7:0]	_	1	-	_	DHT_S	UPPLY_HY	'ST[2:0]	DHT_SU PPLY_H YST_EN
0x20D8	DHT Enable[7:0]	-	-	-	_	-	-	_	DHT_EN
System Co	nfiguration								
0x210E	Auto-Restart Behavior[7:0]	_	-	-	OVC_RE TRY_EN	THERM_ AUTORE START_ EN	VBAT_U VLO_AU TOREST ART_EN	PVDD_O VLO_AU TOREST ART_EN	-
0x210F	Global Enable[7:0]	_	_	_	EN				
Device and	Revision ID								
0x21FF	Revision ID[7:0]				REV_	ID[7:0]			

Register Details

Software Reset (0x2000)

BIT	7	6	5	4	3	2	1	0
Field	_	_	-	_	_	-	_	RST
Reset	_	_	_	_	_	_	_	0b0
Access Type	_	_	_	_	_	_	_	Write Only

BITFIELD	BITS	DESCRIPTION	DECODE
RST	0	This bit field is used to trigger a software reset event. Writing a 1 resets the device and returns the control registers to their power-on reset states. Writing a 0 has no effect, and readback always returns 0.	0: No action. 1: Triggers a software reset event.

Status Registers 1 (0x2001)

BIT	7	6	5	4	3	2	1	0
Field	VBAT_UVL O_SHDN	FLL_ERR_ RAW	CLK_ERR	SPKMON_ ERR	SPK_OVC	OTP_FAIL	PWRDN_D ONE	PWRUP_D ONE
Reset	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
Access Type	Read, Ext	Read, Ext	Read, Ext	Read, Ext	Read, Ext	Read Only	Read, Ext	Read, Ext

1,700									
BITFIELD	BITS		DESCRIPT	ION		D	ECODE		
VBAT_UVLO _SHDN	7	V _{BAT} UVLO	Error Status		operation operation ox1: V _B	0x0: V _{BAT} UVLO is not triggered during normal operation. 0x1: V _{BAT} UVLO is triggered during normal operation.			
FLL_ERR_R AW	6	Internal FLL	Internal FLL Error Status			0x0: FLL LOCK signal set high as expected during playback operation. 0x1: FLL LOCK is deasserted during playback.			
CLK_ERR	5	Clock Monit	or Error Status		0x1: BC	0x0: No external clock error detected. 0x1: BCLK or LRCLK is stopped during normal operation.			
SPKMON_E RR	4	DC Level Do	etection Status		setting	0x0: DC level is not presented, or lower than the setting threshold level. 0x1: DC level is greater than the setting threshold level.			
SPK_OVC	3	Speaker Ov	Speaker Overcurrent Fault Status			0x0: Speaker overcurrent is inactive. 0x1: Speaker overcurrent is detected.			
OTP_FAIL	2	OTP Load	OTP Load Status			0x0: OTP loading is successful. 0x1: OTP load routine did not complete succesfully.			
PWRDN_DO NE	1	Device Pow	er-Down Statu	s	software 0x1: De	0x0: Device is not reporting a power-down into software shutdown event. 0x1: Device is reporting a power-down into software shutdown event.			
PWRUP_DO NE	0	Device Pow	Device Power-Up Status			0x0: Device is not reporting a power-up event. 0x1: Device is reporting a power-up into the active state with the speaker amplifier enabled. This bit i asserted when device transitions from software shutdown (EN = 0) into active state (EN = 1) with the speaker amplifier enabled (SPK_EN = 1) or in the active state when the speaker amplifier enable bit is set to 1 (SPK_EN = 1). The bit is also set when the device enters active state when recovering from a UVLO event when auto-restart bit is set to 1 (VBAT_UVLO_AUTORESTART = 1 or PVDD_UVLO_AUTORESTART = 1).			

Analog Devices | 59 www.analog.com

Status Registers 2 (0x2002)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	DHT_ACTI VE	THERMSH DN	THERMWA RN	THERMFB_ BGN	THERMFB_ END
Reset	_	-	_	0x0	0x0	0x0	0x0	0x0
Access Type	_	-	_	Read, Ext	Read, Ext	Read, Ext	Read, Ext	Read, Ext

BITFIELD	BITS	DESCRIPTION	DECODE
DHT_ACTIV E	4	DHT Active Status	0x0: DHT is inactive. 0x1: DHT is active.
THERMSHD N	3	Thermal Shutdown Status	0x0: Die temperature is lower than thermal shutdown setting level. 0x1: Die temperature is greater than thermal shutdown setting level.
THERMWAR N	2	Thermal Warning Status	0x0: Die temperature is lower than thermal warning level setting. 0x1: Die temperature is higher than thermal warning level setting.
THERMFB_B GN	1	Thermal Foldback Begin Status	0x0: Thermal foldback is not active. 0x1: Thermal foldback is active.
THERMFB_E ND	0	Thermal Foldback End Status	0x0: Thermal foldback is active. 0x1: Thermal foldback has ended.

Thermal Warning Threshhold (0x2020)

BIT	7	6	5	4	3	2	1	0	
Field	_		THERMWARN_THRESH[6:0]						
Reset	_		0x46						
Access Type	_				Write, Read				

BITFIELD	BITS	DESCRIPTION	DECODE
THERMWAR N_THRESH	6:0	Sets the thermal warning threshold temperature.	0x00: 50°C 0x01: 51°C 0x02: 52°C : 0x62: 148°C 0x63: 149°C 0x64-0x7F: 150°C

Thermal Shutdown Threshold (0x2021)

BIT	7	6	5	4	3	2	1	0	
Field	_			THERN	SHDN_THRE	SH[6:0]			
Reset	_		0x64						
Access Type	_				Write, Read				

BITFIELD	BITS	DESCRIPTION	DECODE
THERMSHD N_THRESH	6:0	Sets the thermal shutdown threshold temperature.	0x00: 50°C 0x01: 51°C 0x02: 52°C : 0x30: 98°C 0x31: 99°C 0x64 to 0x7F: 150°C

Thermal Hysteresis (0x2022)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	_	_	THERM_HYST[1:0]	
Reset	_	_	_	_	_	_	0x2	
Access Type	-	_	_	_	_	_	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
THERM_HY ST	1:0	Controls the amount of hysteresis applied to the thermal threshold measurements.	0x0: 2°C 0x1: 5°C 0x2: 7°C 0x3: 10°C

Thermal Foldback Settings (0x2023)

BIT	7	6	5	4	3	2	1	0
Field	_	-	THERMFB_HOLD[1:0]		THERMFB_RLS[1:0]		THERMFB_SLOPE[1:0]	
Reset	_	_	0x3		0x0		0;	k 1
Access Type	_	_	Write,	Write, Read		Write, Read		Read

BITFIELD	BITS	DESCRIPTION	DECODE
THERMFB_ HOLD	5:4	The thermal foldback hold time controls how long the device temperature must remain below the configured thermal threshold hysteresis before thermal foldback release begins.	0x0: 0ms 0x1: 20ms 0x2: 40ms 0x3: 80ms
THERMFB_ RLS	3:2	This sets the release rate of the thermal foldback attenuation.	0x0: 3ms/dB 0x1: 10ms/dB 0x2: 100ms/dB 0x3: 300ms/dB
THERMFB_S LOPE	1:0	This sets the slope of the thermal foldback attenuation when die temperature exceeds thermal-warning threshold.	0x0: 0.25dB/°C 0x1: 0.5dB/°C 0x2: 1.0dB/°C 0x3: 2.0dB/°C

Thermal Foldback Enable (0x2027)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	_	_	_	THERMFB_ EN
Reset	-	_	_	_	-	-	-	0b1
Access Type	_	_	_	_	_	_	_	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
THERMFB_E N	0	Enables Thermal Foldback	0: Thermal foldback disabled. 1: Thermal foldback enabled.

Clock Monitor Config (0x2030)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	-	_	_	CMON_AU TORESTAR T_EN
Reset	_	_	_	_	_	_	_	0x0
Access Type	_	_	_	_	-	_	_	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
CMON_AUT ORESTART_ EN	0	Controls whether or not the device automatically resumes playback when the clocks become valid after the device is disabled due to a clock monitor error. It is not valid to use the auto restart mode when the device boost bypass mode is controlled by toggling the PCM interface input LSB.	0x0: Device does not automatically restart after valid clocks are reapplied. 0x1: Device automatically restarts after valid clocks are reapplied.

Error Monitor Control (0x2037)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	SPKMON_ EN	_	-	CMON_EN
Reset	_	_	_	-	0x0	-	_	0x1
Access Type	_	_	_	_	Write, Read	_	_	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
SPKMON_E N	3	Enables the internal speaker protection monitor.	0x0: Disables internal speaker data monitor. 0x1: Enables internal speaker data monitor.
CMON_EN	0	Enables the clock monitor to monitor PCM input clocks for clock errors.	0x0: Disable 0x1: Enable

PCM Mode Config (0x2040)

BIT	7	6	5	4	3	2	1	0
Field	PCM_CHANSZ[1:0] PCM_FORMAT[2:0]			::0]	_	PCM_CHA NSEL	-	
Reset	0>	x3	0x0			_	0b0	_
Access Type	Write,	Read	Write, Read			_	Write, Read	-

BITFIELD	BITS	DESCRIPTION	DECODE
PCM_CHAN SZ	7:6	Configures the PCM data word size for each channel.	00: Reserved 01: 16-bit 10: 24-bit 11: 32-bit
PCM_FORM AT	5:3	Selects the PCM data format.	0x0: I ² S mode 0x1: Left-justified 0x2: Reserved 0x3: TDM mode 0 (0 BCLK delay from LRCLK) 0x4: TDM mode 1 (1 BCLK delay from LRCLK) 0x5: TDM mode 2 (2 BCLK delay from LRCLK) 0x6 to 0x7: Reserved
PCM_CHAN SEL	1	Selects which LRCK edge starts a new frame (channel 0 or slot 0).	O: I ² S and LJ mode: Falling LRCLK edge starts a new frame. In TDM modes: Rising LRCLK edge starts a new frame. 1: In I ² S and LJ mode: Rising LRCLK edge starts a new frame. In TDM modes: Falling LRCLK edge starts a new frame.

PCM Clock Setup (0x2041)

BIT	7	6	5	4	3	2	1	0
Field	_	-	_	PCM_BCLK EDGE	PCM_BSEL[3:0]			
Reset	_	-	_	0b0	0x4			
Access Type	_	_	_	Write, Read	Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
PCM_BCLKE DGE	4	Selects the active BCLK edge.	Input data captured and output data valid on rising edge of BCLK. Input data captured and output data valid on falling edge of BCLK.

BITFIELD	BITS	DESCRIPTION	DECODE
PCM_BSEL	3:0	Selects the number of BCLKs per LRCLK expected by the PCM Interface.	0x0 to 0x1: Reserved 0x2: 32 0x3: 48 0x4: 64 0x5: 96 0x6: 128 0x7: 192 0x8: 256 0x9: 384 0xA: 512 0xB: 320 0xC to 0xF: Reserved

PCM Sample Rate Setup 1 (0x2042)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	PCM_SR[3:0]			
Reset	_	_	_	_	0x8			
Access Type	_	_	_	_	Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
PCM_SR	3:0	Sets the sample rate of the PCM interface. This corresponds to the expected LRCLK frequency.	0x0: 8kHz 0x1: 11.025kHz 0x2: 12kHz 0x3: 16kHz 0x4: 22.05kHz 0x5: 24kHz 0x6: 32kHz 0x7: 44.1kHz 0x8: 48kHz 0x9: 88.2kHz 0xA: 96kHz 0xB: 176.4kHz 0xC: 192kHz 0xD to 0xF: Reserved

PCM RX Source 1 (0x2043)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	_	_	PCM_DMMIX_CFG[1:0]	
Reset	_	_	_	_	_	_	0x0	
Access Type	_	_	_	_	_	_	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
PCM_DMMI X_CFG	1:0	Determines the behavior of the mono mixer circuit.	0x0: Output of mono mixer is Channel 0. 0x1: Output of mono mixer is Channel 1. 0x2: Output of mono mixer is (Channel 0 + Channel 1)/2. 0x3: Reserved.

PCM RX Source 2 (0x2044)

BIT	7	6	5	4	3	2	1	0	
Field	PC	M_DMMIX_CH	H1_SOURCE[3	3:0]	PCM_DMMIX_CH0_SOURCE[3:0]				
Reset		0)	к0		0x0				
Access Type		Write,	Read			Write,	Read		

BITFIELD	BITS	DESCRIPTION	DECODE
PCM_DMMI X_CH1_SOU RCE	7:4	Selects the PCM data input channel that is routed to the channel 1 of the digital mono mixer.	0x0: PCM Input Channel 0 0x1: PCM Input Channel 1 0x2: PCM Input Channel 2: 0xE: PCM Input Channel 14 0xF: PCM Input Channel 15
PCM_DMMI X_CH0_SOU RCE	3:0	Selects the PCM data input channel that is routed to the channel 0 of the digital mono mixer.	0x0: PCM Input Channel 0 0x1: PCM Input Channel 1 0x2: PCM Input Channel 2: 0xE: PCM Input Channel 14 0xF: PCM Input Channel 15

PCM Rx Enables (0x204F)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	-	_	-	PCM_RX_E N
Reset	_	_	_	_	-	_	_	0b0
Access Type	_	_	_	_	-	_	_	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
PCM_RX_E N	0	Enables the speaker amplifier playback path.	0: PCM data input disabled. 1: PCM data input enabled.

SS TIMER ADJUST (0x2082)

BIT	7	6	5	4	3	2	1	0			
Field	CP_CLK	_SEL[1:0]	CP_SOFT_TIMER[5:0]								
Reset	0x0		0x03								
Access Type	Write,	Read			Write,	Read					

BITFIELD	BITS	DESCRIPTION	DECODE
CP_CLK_SE	7:6	Configures the frequency of the charge pump clock.	0x0: 1.024Mhz (normal mode) and 64kHz (low-power mode) 0x1: 2/3 x Default frequency 0x2: 1/2 x Default frequency 0x3: 1/3 x Default frequency

BITFIELD	BITS	DESCRIPTION	DECODE
CP_SOFT_TI MER	5:0	Selects duration of soft-start time.	0x0: Reserved 0x1: 0.5mS 0x2: 1.0mS 0x3: 1.5mS 0x4: 2.0mS 0x5: 2.5mS 0x6: 3.0mS 0x7: 3.5mS 0x8: 4.0mS 0x8: 4.0mS 0x9: 4.5mS 0x8: 5.5mS 0xC: 6.0mS 0xD: 6.5mS 0xE: 7.0mS 0xF: 7.5mS 0x10: 8.0mS 0x11: 8.5mS 0x12: 9.0mS 0x13: 9.5mS 0x14: 10.0mS 0x15: 10.5mS 0x16: 11.0mS 0x17: 11.5mS 0x18: 12.0mS 0x18: 13.5mS 0x1A: 13.0mS 0x1C: 14.0mS 0x1C: 15.5mS

AMP volume control (0x2090)

BIT	7	6	5	4	3	2	1	0	
Field	_				SPK_VOL[6:0]				
Reset	_		0x0						
Access Type	-				Write, Read				

BITFIELD	BITS	DESCRIPTION	DECODE
SPK_VOL	6:0	Sets the digital volume level of the speaker amplifier path.	0x00: 0dB 0x01: -0.5dB 0x02: -1.0dB : (-0.5dB steps) 0x7C: -62.0dB 0x7D: -62.5dB 0x7E: -63dB 0x7F: Mute

AMP Path Gain (0x2091)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	_	SPK_GAIN_MAX[2:0]		
Reset	_	_	-	_	_	0x3		
Access Type	_	_	-	_	_	Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
SPK_GAIN_ MAX	2:0	Sets the maximum peak output voltage level (V _{MPO}) for the speaker path (no-load). Values in dB are relative to the baseline speaker path DAC full-scale output level of 0.48dBV.	0x00: 2.98V _P (6dB) 0x01: 4.22V _P (9dB) 0x02: 5.96V _P (12dB) 0x03: 8.41V _P (15dB) 0x04: 11.88V _P (18dB) 0x05: 16.79V _P (21dB) 0x06-0x07: Reserved

AMP DSP Config (0x2092)

BIT	7	6	5	4	3	2	1	0
Field	_	_	SPK_SAFE _EN	SPK_VOL_ RMPDN_B YPASS	SPK_VOL_ RMPUP_BY PASS	SPK_INVE RT	SPK_DITH_ EN	SPK_DCBL K_EN
Reset	_	_	0x1	0b0	0b0	0b0	0b1	0b0
Access Type	_	_	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
SPK_SAFE_ EN	5	The safe mode bit protects any speaker connected to the device on power up. When this setting is enabled the amplifier output is set to -18dBFS or less.	0: Speaker safe mode disabled. 1: Speaker safe mode enabled.
SPK_VOL_R MPDN_BYP ASS	4	Controls whether the speaker amplifier path volume is internally ramped down during shutdown and during volume changes.	0: Volume ramp down enabled. 1: Volume ramp down bypassed.
SPK_VOL_R MPUP_BYP ASS	3	Controls whether the speaker amplifier path volume is internally ramped up during startup and during volume changes.	0: Volume ramp up enabled. 1: Volume ramp up bypassed.
SPK_INVER T	2	Inverts the speaker amplifier path output.	O: Output is normal. Output is inverted.
SPK_DITH_ EN	1	Selects whether or not dither is applied to data in the speaker amplifier path.	0: Dither disabled. 1: Dither enabled.
SPK_DCBLK _EN	0	Controls the DC blocking filter in the speaker amplifier path.	DC blocking filter disabled. DC blocking filter enabled.

AMP SSM Configuration (0x2094)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	BST_BYP_ MODE	SPK_SSM	_MOD[1:0]	AMP_SSM_ EN
Reset	_	_	_	_	0x0	0:	к0	0x1
Access Type	_	_	_	_	Write, Read	Write,	Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
BST_BYP_M ODE	3	Configures the charge pump boost bypass mode.	0x0: Charge pump boost is in normal operation. 0x1: Charge pump boost is bypassed.
SPK_SSM_ MOD	2:1		0x0: ±1.5% 0x1: ±3.0% 0x2: ±4.5% 0x3: ±6.0%
AMP_SSM_ EN	0	Enable AMP SSM	0x0: SSM Disabled 0x1: SSM Enabled

AMP Configuration (0x2095)

BIT	7	6	5	4	3	2	1	0	
Field		AMP_CFG[7:0]							
Reset		0x70							
Access Type				Write,	Read				

BITFIELD	BITS	DESCRIPTION	DECODE
AMP_CFG	7:0	Configuration bits for device when using dynamic boost control (DBC).	AMP_CFG<7:5>: Reserved AMP_CFG<4>: 0 = Boost bypass and aplifier receiver mode controlled via PCM interface. 1 = Boost bypass and aplifier receiver mode controlled via I ² C control. AMP_CFG<3>: 0 = AMP_RCVR_MODE register bit controls the boost bypass and amplifier receiver mode. 1= Overrides the AMP_RCVR_MODE register and forces the class-D amplifier to always operate in the boost mode. This bit must be set to 1 when device is suing dynamic boost control. AMP_CFG<2:0>: Reserved

AMP Enable (0x209F)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	_	_	_	SPK_EN
Reset	_	_	-	_	_	-	_	0x0
Access Type	_	_	_	_	_	_	_	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
SPK_EN	0	I Enables the sheaker ambilitier	0x0: Speaker amplifier is disabled. 0x1: Speaker amplifier is enabled.

Meas ADC Sample Rate (0x20B0)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_		_	MEAS_ADC_SR[1:0]	
Reset	_	_	_	_	_	_	0x0	
Access Type	_	_	_	_	_	-	Write,	Read

BITFIELD	BITS	DESCRIPTION	DECODE
MEAS_ADC_ SR	1:0	Configures the sample rate of the PVDD and thermal channel of the measurement ADC.	0x0: PVDD channel sample rate = 992KHz, temperature channel sample rate = 32kHz 0x1: PVDD channel sample rate = 960KHz, temperature channel sample rate = 64kHz 0x2: PVDD channel sample rate = 896KHz, temperature channel sample rate = 128kHz 0x3: PVDD channel sample rate = 768KHz, temperature channel sample rate = 256kHz

Meas ADC Resolution (0x20B1)

BIT	7	6	5	4	3	2	1	0
Field	_	_	-	-	_	_	ADC_TEMP _RES	ADC_PVDD _RES
Reset	_	_	_	_	_	_	0x0	0x0
Access Type	_	_	_	_	_	_	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
ADC_TEMP_ RES	1	Configures the temperature channel resolution.	0x0: 9-Bit resolution. 0x1: 8-Bit resolution.
ADC_PVDD_ RES	0	Configures the PVDD channel resolution.	0x0: 9-Bit resolution. 0x1: 8-Bit resolution.

Meas ADC PVDD Config (0x20B2)

BIT	7	6	5	4	3	2	1	0
Field	_	-	_	MEAS_ADC _PVDD_FIL T_EN	MEAS_ADC_PVDD_FILT_COEFF[3:0]			
Reset	_	ı	_	0x0	0x2			
Access Type	_	-	_	Write, Read	Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
MEAS_ADC_ PVDD_FILT_ EN	4	Controls whether filtering is applied to the PVDD channel output.	0: Filter is bypassed. 1: Filter is applied.
MEAS_ADC_ PVDD_FILT_ COEFF	3:0	Sets the PVDD channel lowpass filter bandwidth.	Value: Measurement ADC channel cutoff frequencies 0x0: 7.5kHz 0x1: 20kHz 0x2: 75kHz (default) 0x3: 150kHz 0x4: 300kHz 0x5 to 0xF: Reserved

Meas ADC Thermal Config (0x20B3)

BIT	7	6	5	4	3	2	1	0
Field	_	_	-	MEAS_ADC _TEMP_FIL T_EN	MEAS_ADC_TEMP_FILT_COEFF[3:0]			
Reset	_	_	-	0x0	0x02			
Access Type	_	_	-	Write, Read		Write,	Read	

BITFIELD	BITS	DESCRIPTION	DECODE
MEAS_ADC_ TEMP_FILT_ EN	4	Controls whether filtering is applied to the thermal channel output.	0: Filter is bypassed. 1: Filter is applied.
MEAS_ADC_ TEMP_FILT_ COEFF	3:0	Sets the thermal channel lowpass filter bandwidth.	Value: Measurement ADC channel cutoff frequencies 0x0: 7.5kHz 0x1: 20kHz 0x2: 75kHz (default) 0x3: 150kHz 0x4: 300kHz 0x5 to 0xF: Reserved

Meas ADC Readback Control (0x20B4)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	-	MEAS_ADC _THERM_R D_MODE	_	MEAS_ADC _PVDD_RD _MODE
Reset	_	_	_	_	_	0x0	_	0x0
Access Type	_	_	_	_	_	Write, Read	_	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
MEAS_ADC_ THERM_RD _MODE	2	Controls whether the thermal ADC channel output readback is updated automatically or manually after each conversion is completed.	O: Measurement ADC channel readback data is automatically updated. 1: Inititates a measurement and locks the result into the measurement ADC channel readback register.
MEAS_ADC_ PVDD_RD_ MODE	0	Controls whether the PVDD ADC channel output readback is updated automatically or manually after each conversion is completed.	O: Measurement ADC channel readback data is automatically updated. 1: Inititates a measurement and locks the result into the measurement ADC channel readback register.

Meas ADC Readback update (0x20B5)

BIT	7	6	5	4	3	2	1	0
Field	_	_	-	_	_	MEAS_ADC _THERM_R D_UPD	_	MEAS_ADC _PVDD_RD _UPD
Reset	_	_	_	_	_	0x0	_	0x0
Access Type	_	_	-	_	_	Write Only	_	Write Only

Analog Devices | 70 www.analog.com

BITFIELD	BITS	DESCRIPTION	DECODE
MEAS_ADC_ THERM_RD _UPD	2	Write 1 to inititate a measurement and lock the result into the measurement ADC thermal channel readback register.	0x0: No effect. 0x1: Inititates a measurement and locks the result into the measurement ADC channel readback register.
MEAS_ADC_ PVDD_RD_U PD	0	Write 1 to inititate a measurement and lock the result into the measurement ADC PVDD channel readback register.	0x0: No effect. 0x1: Inititates a measurement and locks the result into the measurement ADC channel readback register.

Meas ADC PVDD Readback MSB (0x20B6)

BIT	7	6	5	4	3	2	1	0	
Field		MEAS_ADC_PVDD_DATA[8:1]							
Reset		0x00							
Access Type				Read	Only				

BITFIELD	BITS	DESCRIPTION	DECODE
MEAS ADC	7.0	Describes the management DVDD value	To convert the ADC code into a real voltage, use the following:
PVDD_DATA	7:0	Provides the measured PVDD value.	9-Bit mode: Measured V _{PVDD} (V) = MEAS_ADC_PVDD_DATA[8:0] x 29.3mV 8-Bit mode: Measured V _{PVDD} (V) = MEAS_ADC_PVDD_DATA[8:1] x 58.6mV

Meas ADC PVDD Readback LSB (0x20B7)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	_	_	_	MEAS_ADC _PVDD_DA TA[0]
Reset	_	_	_	_	_	_	_	0x0
Access Type	_	_	_	_	_	_	_	Read Only

BITFIELD	BITS	DESCRIPTION	DECODE
MEAS_ADC_ PVDD_DATA	0	Provides the measured PVDD value.	To convert the ADC code into a real voltage, use the following: 9-Bit mode: Measured V _{PVDD} (V) = MEAS ADC PVDD DATA[8:0] x 29.3mV

Meas ADC Temp Readback MSB (0x20B8)

BIT	7	6	5	4	3	2	1	0	
Field		MEAS_ADC_THERM_DATA[8:1]							
Reset		0x00							
Access Type				Read	Only				

BITFIELD	BITS	DESCRIPTION	DECODE
MEAS_ADC_ THERM_DA TA	7:0	Provides the measured temperature value.	To convert the ADC code into a real temperature, use the following: 8-Bit mode: Measured temp = -255°C + (MEAS_ADC_THERM_DATA[8:1] x 2°C) 9-Bit mode: Measured temp = -255°C + (MEAS_ADC_THERM_DATA[8:0] x 1°C)

Meas ADC Temp Readback LSB (0x20B9)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	_	_	-	MEAS_ADC _THERM_D ATA[0]
Reset	_	_	_	_	_	_	_	0x0
Access Type	_	_	_	_	_	_	-	Read Only

BITFIELD	BITS	DESCRIPTION	DECODE
MEAS_ADC_ THERM_DA TA	0	Provides the measured temperature value.	To convert the ADC code into real temperature, use the following: 9-Bit mode: Measured temp = -255°C + (MEAS_ADC_THERM_DATA[8:0] x 1°C)

Meas ADC Lowest PVDD Readback MSB (0x20BA)

BIT	7	6	5	4	3	2	1	0	
Field		LOWEST_PVDD_DATA[7:0]							
Reset		0xFF							
Access Type				Read	Only				

BITFIELD	BITS	DESCRIPTION	DECODE
LOWEST_P	7:0	Provides the lowest measured PVDD value.	To convert the ADC code into a real voltage, use the following: 9-Bit mode: Measured V _{PVDD} (V) =
VDD_DATA			MEAS_ADC_PVDD_DATA[8:0] x 29.3mV 8-Bit mode: Measured V _{PVDD} (V) =
			MEAS_ADC_PVDD_DATA[8:1] x 58.6mV

Meas ADC Lowest PVDD Readback LSB (0x20BB)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	-	_	_	LOWEST_P VDD_DATA
Reset	_	-	_	_	-	-	-	0x1
Access Type	_	_	_	_	-	_	_	Read, Ext

BITFIELD	BITS	DESCRIPTION	DECODE
LOWEST_P VDD_DATA	0	Provides the lowest measured PVDD value.	To convert the ADC code into a real voltage, use the following: 9-Bit mode: Measured V _{PVDD} (V) = MEAS_ADC_PVDD_DATA[8:0] x 29.3mV

Meas ADC Highest Temp Readback MSB (0x20BC)

BIT	7	6	5	4	3	2	1	0	
Field		HIGHEST_TEMP_DATA[7:0]							
Reset		0x00							
Access Type				Read	Only				

BITFIELD	BITS	DESCRIPTION	DECODE
HIGHEST_T EMP_DATA	7:0	Provides the highest temperature measured.	To convert the ADC code into a real temperature, use the following: 8-Bit mode: Measured temp = -255°C + (MEAS_ADC_THERM_DATA[8:1] x 2°C) 9-Bit mode: Measured temp = -255°C +
_	7:0	Provides the highest temperature measured.	(MEAS_ADC_THERM_DATA[8:1] x 2°C)

Meas ADC Highest Temp Readback LSB (0x20BD)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	_	_	-	HIGHEST_ TEMP_DAT A
Reset	_	_	_	_	_	_	_	0x0
Access Type	_	_	_	_	_	_	_	Read, Ext

BITFIELD	BITS	DESCRIPTION	DECODE
HIGHEST_T	0	Provides the highest temperature measured.	To convert the ADC code into a real temperature, use the following:
EMP_DATA	Ç	Tronds the highest temperature insucurs.	9-Bit mode: Measured temp = -255°C + (MEAS_ADC_THERM_DATA[8:0] x 1°C)

Meas ADC Config (0x20CF)

BIT	7	6	5	4	3	2	1	0
Field	_	-	_	_	-	_	-	MEAS_ADC _PVDD_EN
Reset	_	_	_	_	_	_	_	0x0
Access Type	_	-	_	_	-	_	-	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
MEAS_ADC_ PVDD_EN	0	Manually enables the measurement ADC PVDD channel.	O: Do not manually enable the measurement ADC channel (can be automatically enabled). Hanually force the measurement ADC channel to be enabled anytime the device is in the active state.

Limiter Configuration 1 (0x20D1)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	DHT_HR[4:0]				
Reset	_	_	_	0x8				
Access Type	_	_	_			Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
DHT_HR	4:0	Selects the DHT supply headroom for the limiter functions.	0x0: -20% 0x1: -17.5% 0x2: -15% 0x3: -12.5% 0x4: -10% 0x5: -7.5% 0x6: -5.0% 0x7: -2.5% 0x8: 0% 0x9: +2.5% 0xA: +5.0% 0xB: +7.5% 0xC: +10% 0xD: +12.5% 0xE: +15% 0xF: +17.5% 010: +20%

Limiter Configuration 2 (0x20D2)

BIT	7	6	5	4	3	2	1	0
Field	_	_		DHT_LIM_THRESH[4:0]				DHT_LIM_ MODE
Reset	-	-		0x0				
Access Type	_	_			Write, Read			Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
DHT_LIM_T HRESH	5:1	Selects the fixed threshold level for signal level limiter mode (SLL). Has no effect in signal distortion limiter mode (SDL).	00000: 0dBFS 00001: -1dBFS 00010: -2dBFS : (-1dBFS steps) 01110: -14dBFS 01111: -15dBFS 10000 to 11111: Reserved
DHT_LIM_M ODE	0	Selects whether the DHT limiter is in signal distortion or signal level limiter mode.	Signal distortion limiter mode where limiter threshold tracks supply. Signal level limiter mode where limiter uses fixed thresholds.

DHT Configuration 2 (0x20D3)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	DHT_MAX_ATN[4:0]				
Reset	_	_	_	0x14				
Access Type	_	_	_			Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
DHT_MAX_A TN	4:0	Selects the maximum attenuation that can be applied to the audio signal by the DHT.	0x0: Reserved 0x1: -1dB 0x2: -2dB 0x3: -3dB 0x4: -4dB 0x5: -5dB 0x6: -6dB 0x7: -7dB 0x8: -8dB 0x9: -9dB 0xA: -10dB 0xB: -11dB 0xC: -12dB 0xD: -13dB 0xC: -12dB 0xD: -13dB 0xE: -14dB 0xF: -15dB 0xF: -15dB 0x10: -16dB 0x11: -17dB 0x12: -18dB 0x13: -19dB 0x13: -19dB 0x14: -20dB 0x15-0x1F: Reserved

DHT Configuration 3 (0x20D4)

BIT	7	6	5	4	3	2	1	0
Field	_	_	-	_	DHT_ATK_RATE[3:0]			
Reset	_	_	-	_	0x2			
Access Type	_	_	-	_		Write,	Read	

BITFIELD	BITS	DESCRIPTION	DECODE
DHT_ATK_R ATE	3:0	Selects the DHT attack rate.	0x0: 20µs/dB 0x1: 40µs/dB 0x2: 80µs/dB 0x3: 160µs/dB 0x4: 320µs/dB 0x5: 640µs/dB 0x6: 1.28ms/dB 0x6: 1.28ms/dB 0x7: 2.56ms/dB 0x8: 5.12ms/dB 0x8: 5.12ms/dB 0x9: 10.24ms/dB 0x9: 10.24ms/dB 0xA: 20.48ms/dB 0xB: 40.96ms/dB 0xC: 81.92ms/dB 0xC: 81.92ms/dB 0xE: Reserved 0xF: Reserved

DHT Configuration 4 (0x20D5)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	DHT_RLS_RATE[3:0]			
Reset	_	_	_	_	0x4			
Access Type	_	_	_	_		Write,	Read	

BITFIELD	BITS	DESCRIPTION	DECODE
DHT_RLS_R ATE	3:0	Selects the DHT release rate.	0x0: 2ms/dB 0x1: 4ms/dB 0x2: 8ms/dB 0x3: 16ms/dB 0x4: 32ms/dB 0x5: 64ms/dB 0x6: 128ms/dB 0x7: 256ms/dB 0x8: 512ms/dB 0x9: 1.024s/dB 0x9: 1.024s/dB 0xA: 2.048s/dB 0xB: 4.096s/dB 0xC: 8.192s/dB 0xD: 16.384s/dB 0xE: Reserved 0xF: Reserved

DHT Supply Hysteresis Configuration (0x20D6)

BIT	7	6	5	4	3	2	1	0	
Field	_	_	_	_	DHT_	DHT_SUPP LY_HYST_ EN			
Reset	_	-	-	-		0x3			
Access Type	_	_	_	_		Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
DHT_SUPPL Y_HYST	3:1	Selects the supply hysteresis for DHT attenuation release when supply increases.	0x0: 1 LSB 0x1: 2 LSB 0x2: 3 LSB 0x3: 4 LSB 0x4: 6 LSB 0x5: 8 LSB 0x6: 10 LSB 0x7: 12 LSB 0x8: Reserved
DHT_SUPPL Y_HYST_EN	0	Select whether PVDD DHT hysteresis is enabled or disabled.	0: DHT is disabled. 1: DHT is enabled.

DHT Enable (0x20D8)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	_	_	_	DHT_EN
Reset	_	_	_	_	_	_	_	0x0
Access Type	_	_	_	_	_	_	_	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
DHT_EN	0	Select whether DHT is enabled or disabled	0: DHT is disabled. 1: DHT is enabled.

Auto-Restart Behavior (0x210E)

BIT	7	6	5	4	3	2	1	0
Field	_	-	_	OVC_RETR Y_EN	THERM_AU TORESTAR T_EN	O_AUTORE	PVDD_OVL O_AUTORE START_EN	-
Reset	_	-	_	0x0	0x0	0x0	0b0	-
Access Type	_	_	_	Write, Read	Write, Read	Write, Read	Write, Read	_

BITFIELD	BITS	DESCRIPTION	DECODE
OVC_RETR Y_EN	4	Controls whether or not the speaker amplifier is automatically reenabled after an OVC fault condition.	0x0: Overcurrent recovery is in manual retry mode. 0x1: Overcurrent recovery is in auto-retry mode.
THERM_AU TORESTART _EN	3	Controls whether or not the device automatically returns to the active state when the die temp recovers from thermal shutdown.	0x0: Thermal shutdown recovery is in manual mode. 0x1: Thermal shutdown recovery is in auto mode.
VBAT_UVLO _AUTOREST ART_EN	2	Controls whether or not the device automatically returns to the active state when it recovers from a V _{BAT} UVLO event.	0x0: Manual mode 0x1: Auto mode
PVDD_OVL O_AUTORE START_EN	1	Controls whether or not the device automatically returns to the active state when PVDD recovers from an OVLO event.	0: PVDD OVLO recovery is in manual mode. 1: PVDD OVLO recovery is in auto mode.

Global Enable (0x210F)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	_	_	_	EN
Reset	_	_	-	_	_	_	_	0x0
Access Type	_	-	-	_	_	_	_	Write, Read, Ext

BITFIELD	BITS	DESCRIPTION	DECODE
EN	0	Disable or enable all blocks and reset all logic except the I ² C interface and control registers.	

Revision ID (0x21FF)

BIT	7	6	5	4	3	2	1	0
Field		REV_ID[7:0]						
Reset		0x40						
Access Type		Read Only						

BITFIELD	BITS	DESCRIPTION	DECODE
REV_ID	7:0	Revision of the device. Updated at every device revision.	0x41: Device revision — RevA0 silicon

Applications Information

Layout and Grounding

Proper layout and grounding are essential for optimal performance; use at least four PCB layers and add thermal vias to the ground/power plane close to the device to ensure good thermal performance and high-end output power. Good grounding improves audio performance and prevents switching noise from coupling into the audio signal. Ground the power signals and the analog signals of the IC separately at the system ground plane to prevent switching interference from corrupting sensitive analog signals. Place the recommended supply decoupling capacitors as close as possible to the IC. The PVDD to PGND connection must be kept short and should have minimal trace length and loop area to ensure optimal performance. Use wide, low-resistance output, supply, and ground traces. As load impedance decreases, the current drawn from the device outputs increase. At higher current, the resistance of the output traces decreases the power delivered to the load. For example, if 2W is delivered from the speaker output to a 4Ω load through a $100m\Omega$ trace, 1.95W is being delivered to the speaker. If power is delivered through a $10m\Omega$ trace, 1.99W is being delivered to the speaker. Wide output, supply, and ground traces also improve the power dissipation of the device. The device is inherently designed for excellent RF immunity. For best performance, add ground fills around all signal traces on the top and bottom PCB planes.

Recommended External Components


Table 7 shows the recommended external components. See the Typical Application Circuits for more details.

Table 7. Component List

BUMP	VALUE	SIZE	VOLTAGE RATING (V)	DIELECTRIC
PVDD	100µF ± 20%	_	25	Alum-Elec
PVDD	10μF ± 20%	0603	25	X5R
PVDD	10μF ± 20%	0603	25	X5R
PVDD	0.1µF ± 10%	0402	25	X5R
PVDD	0.1µF ± 10%	0402	25	X5R
V _{BAT}	0.1µF ± 10%	0201	16	X5R
V _{BAT}	10μF ± 20%	0603	25	X5R
CP1P	2.2µF ± 10%	0402	16	X5R
CP1P	2.2µF ± 10%	0402	16	X5R
CP2P	2.2µF ± 10%	0402	16	X5R
CP2P	2.2µF ± 10%	0402	16	X5R
CPBYP	0.1µF ± 10%	0201	16	X5R
CPBYP	2.2µF ± 10%	0402	16	X5R
CPBYP	2.2µF ± 10%	0402	16	X5R
V _{DD}	1µF ± 20%	0201	6.3	X5R

Typical Application Circuits

Typical Applications Circuit



Ordering Information

PART NUMBER	TEMP RANGE	PIN-PACKAGE	TOP MARKING
MAX98380EWG+	-40°C to +85°C	24 WLP	KAA
MAX98380EWG+T	-40°C to +85°C	24 WLP	KAA

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	5/22	Release for Market Intro	_