1-Mbit serial I²C bus EEPROM with configurable device address and software write protection registers delivered in 4-ball WLCSP

WLCSP4 (CU)

Product status link
Prerelease

Product label
10 YEARS LONGEVITY COMMITMENT

Features

I²C interface

- Compatible with the following I²C bus modes:
    - 1 MHz (Fast-mode Plus)
    - 400 kHz (Fast-mode)
    - 100 kHz (Standard-mode)

Memory

- 1-Mbit (128-Kbyte) of EEPROM
- Page size: 256-byte
- Additional 256-byte identification page

Supply voltage

- Wide voltage range: 1.6 V to 5.5 V

Temperature

- Operating temperature range: -40 °C to +85 °C

Fast write cycle time

- Byte and page write within 4 ms (typically 3 ms)

Performance

- Enhanced ESD/latch-up protection
- More than 4 million write cycles
- More than 200-year data retention
- Fast wake-up time (less than 5 µs)

Ultra-low power current consumption

- 330 nA (typical) in standby mode
- 100 µA (typical) for read current
- 720 µA (typical at 3.3 V) for write current

Advanced features

- Configurable device address register
- Device type identifier register (in read-only)
- Software write protection register
- Hardware write protection of the whole memory array
- Random and sequential read modes

Package

- WLCSP 4-ball (ECOPACK2)

DS14317 - Rev 2 - September 2024
For further information contact your local STMicroelectronics sales office.

www.st.com

1 Description

The M24M01X-F is a 1-Mbit I2C-compatible EEPROM (electrically erasable programmable memory) organized as 128 K × 8 bits.

It can operate with a supply voltage from 1.6 V to 5.5 V, with a clock frequency of 1 MHz (or less), over an ambient temperature range of -40 °C / +85 °C.

The M24M01X-F offers the following three 8-bit registers.

The device type identifier (DTI) register permanently locked in read-only mode.

The configurable device address (CDA) register authorizing the user, through software, to configure up to four possibilities of chip enable address.

The software write protection (SWP) register authorizing the user, through software, to write protect partially or fully the memory array.

Moreover, the M24M01X-F offers an additional page, named the identification page (256-byte). The identification page can be used to store sensitive application parameters, which can be (later) permanently locked in read-only mode. This device is available in wafer level chip scale packaging 4-ball.

Figure 1. Logic diagram

Table 1. Signal names

Signal name	Function	Direction
SDA	Serial data	I/O
SCL	Serial clock	Input
V_{CC}	Supply voltage	-
V_{SS}	Ground	-

Figure 2. WLCSP connections

Marking side
(top view)

Bump side
(bottom view)

Note: *Drawing is not to scale.*

Table 2. Signals versus bump position

Signal name	Bump position
V_{CC}	A1
V_{SS}	A2
SCL	B1
SDA	B2

2 Signal description

2.1 Serial clock (SCL)

SCL is an input. The signal applied on the SCL input is used to strobe the data available on SDA(in) and to output the data on SDA(out).

2.2 Serial data (SDA)

SDA is an input/output used to transfer data in or data out of the device. SDA(out) is an open drain output that may be wired-AND with other open drain or open collector signals on the bus. A pull-up resistor must be connected from serial data (SDA) to V_{CC} (Figure 24 and Figure 25 indicate how to calculate the value of the pull-up resistor).

2.3 V_{SS} (ground)

V_{SS} is the reference for the V_{CC} supply voltage.

2.4 Supply voltage (V_{CC})

2.4.1 Operating supply voltage (V_{CC})

Before selecting the memory and issuing instructions to it, a valid and stable V_{CC} voltage within the specified [V_{CC}(min), V_{CC}(max)] range must be applied (see operating conditions in Section 9: DC and AC parameters). To secure a stable DC supply voltage, it is recommended to decouple the V_{CC} line with a suitable capacitor (usually from 10 nF to 100 nF) close to the VCC/VSS package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a write instruction, until the completion of the internal write cycle (t_W).

2.4.2 Power-up conditions

The V_{CC} voltage must rise continuously from 0 V up to the minimum V_{CC} operating voltage (see operating conditions in Section 9: DC and AC parameters).

Once the V_{CC} is greater than or equal to the minimum V_{CC} level, the controller must wait for at least t_{WU} before sending the first command to the device. See Table 19 and Table 20 for the value of the wake-up time parameter.

2.4.3 Device reset

To prevent inadvertent write operations during power-up, a power-on-reset (POR) circuit is included.

At power-up, the device does not respond to any instruction until V_{CC} has reached the internal reset threshold voltage. This threshold is lower than the minimum V_{CC} operating voltage (see operating conditions in Section 9: DC and AC parameters). When V_{CC} passes over the POR threshold, the device is reset and enters the standby power mode; the device must not be accessed until V_{CC} reaches a valid and stable DC voltage within the specified [V_{CC}(min), V_{CC}(max)] range (see operating conditions in Section 9: DC and AC parameters).

Similarly, during power-down, when the V_{CC} decreases, the device must not be accessed once V_{CC} drops below V_{CC}(min). When V_{CC} drops below the power-on-reset threshold voltage, the device stops responding to any instruction sent to it.

2.4.4 Power-down conditions

During power-down (continuous decrease in V_{CC}), the device must be in the standby power mode (mode reached after decoding a stop condition, assuming that there is no internal write cycle in progress).

3 Block diagram

The memory is organized as shown in the following figure.

Figure 3. Block diagram

1. ID page, DTI, CDA and SWP registers area.

4 Device features

4.1 Device type identifier register (DTI)

The DTI is an 8-bit register permanently locked in read-only mode. This register is factory programmed with device type identifier bits (DTI3, DTI2, DTI1, and DTI0) set to 1011 and with device type identifier lock bit (DTIL) set to 1, to freeze definitively the register. DTI3, DTI2, DTI1, and DTI0 define the device type identifier address in the device select code. At power up, the device loads the last configuration of DTI3, DTI2, DTI1, DTI0, and DTIL values.

This register is read by issuing the read device type identifier instruction. This instruction uses the same protocol and format as the random address read (from the memory array) except for the following differences (refer to Table 9, Table 10, and Table 11).

- Device type identifier = 1011
- MSB address bits A15, A14, and A13 must be equal to 111
- MSB address bits from A12 to A8 are don't care
- LSB address bits from A7 to A0 are don't care

The description of the configurable device address register is given in Table 3.

Table 3. Device type identifier register

bit 7	bit 6	bit5	bit4	bit3	bit2	bit1	bit0
DTI3 = 1	DTI2 = 0	DTI1 = 1	DTI0 = 1	X[1]	X	X	DTIL = 1

1. X = Don't care bit. Read as 0.

Note: *The factory default value is 10110001.*

Table 4. Device type identifier register description

Bit	Function
Bits b7:b4	**DTI3, DTI2, DTI1, DTI0**: Device type identifier bits. b7, b6, b5, b4 are used to configure the device type identifier of the device select code. • (b7, b6, b5, b4) = (1, 0, 1, 1) the device type identifier is 1011 (factory default value) Note: Bits b7 to b4 are frozen at factory delivery
Bits b3:b1	Don't care bits . Read as 0. (b3, b2, b1) = (0, 0, 0)
Bit b0	**DTIL:** Device type identifier lock bit b0 indicates the DTI register status is in read-only mode. • (b0) = (1) the device type identifier lock bit is equal to 1 (factory default value) Note: Bit b0 is frozen at factory delivery.

4.2 Configurable device address register (CDA)

The CDA is an 8-bit register allowing the user to define a configurable device address (C2 and C1) and a specific bit (DAL), named device address lock, to freeze definitively the configurable device address register. This register can be read and written by issuing the read or write configurable device address instruction. These instructions use the same protocol and format as the random address read or page write (from/into memory array) except for the following differences (refer to Table 9, Table 10, and Table 11):

- Device type identifier = 1011
- MSB address bits A15, A14, and A13 must be equal to 110
- MSB address bits from A12 to A8 are don't care
- LSB address bits from A7 to A0 are don't care

C2, C1, and DAL define the chip enable address in the device select code and the device address lock. These bits can be written and reconfigured with a write command (until the freeze of the CDA register).

At power-up or after reprogramming, the device loads the last configuration of C2, C1, and DAL values.

To prevent an unwanted change of configurable device address bits, the device proposes to protect the CDA register, freezing permanently it in read-only mode. The update of the CDA register is disabled (read-only) when the DAL bit is set to 1 (DAL = 1). In the same way, the update of the CDA register is enabled when the DAL bit is set to '0' (DAL = 0).

Sending more than one byte during a write configurable device address command aborts the write cycle (CDA register content does not change).

Note:
- *Updating the DAL bit from 0 to 1 is an irreversible action: the C2, C1, and DAL bits cannot be updated anymore.*
- *If the DAL bit is set to 1, the write configurable device address command is not executed and the accompanying data byte is not acknowledged, as shown in Figure 6 and write cycle does not start.*

The description of the configurable device address register is given in Table 5:

Table 5. Configurable device address register

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
x [1]	x	x	x	C2	C1	x	DAL

1. x = Don't care bits. Read as 0.

Note: The factory default value is 00000000.

Table 6. Configurable device address register description

Bit	Function
Bits b7 to b4 and b1	Don't care bits. Read as 0. (b7, b6, b5, b4, b1) = (0,0,0,0,0)
Bits b3 to b2	**C2, C1**: Configurable device address bits. b3, b2 are used to configure up to four possibilities of chip enable address: • (b3, b2) = (0, 0): the chip enable address is 00 (factory delivery value) • (b3, b2) = (0, 1): the chip enable address is 01 • (b3, b2) = (1,0): the chip enable address is 10 • (b3, b2) = (1, 1): the chip enable address is 11
Bit b0	**DAL**: Device address lock bit. b0 locks the CDA register in read-only mode: • b0 = 0: bits b3, b2, b0 can be modified • b0 = 1: bits b3, b2, b0 cannot be modified and therefore the CDA register is frozen Note: Bits b3, b2, b0 can be updated (if b0 = 0) in the same write instruction. Setting b0 from 0 to 1 is an irreversible action.

4.3 Software write protection register (SWP)

The software write protection (SWP) register is a non-volatile 8-bit register allowing the user to protect a specific area of the memory against the write instruction. The SWP offers four non volatile bits to configure by the user:

- Two bits for setting the size of the write-protected memory and identified as block protection bits (BP0, BP1)
- One bit to enable / disable the write protection of the desired area and identified as write protect activation (WPA) bit
- One bit to definitively freeze in read-only mode the SWP register and identified as write protection lock (WPL) bit

This register can be read and written by issuing the read or write software write protection register instructions. These instructions use the same protocol and format as the random address read or page write (from/into memory array) except for the following differences (refer to Table 9, Table 10 and Table 11):

- Device type identifier = 1011
- MSB address bits A15, A14, and A13 must be equal to 101
- MSB address bits from A12 to A8 are don't care
- LSB address bits from A7 to A0 are don't care

BP1 and BP0 are the block protection bits. WPL is the write protect lock bit and WPA is the write protect activation bit. These bits can be written and re-configured with a write command. At power up, the device loads the last configuration of the SWP register value.

The user can update the SWP register as often as the WPL bit stays at 0. Writing more than one byte discard the write cycle (software write protection register content is not changed).

To prevent unwanted change of software write protection register bits, the M24M01X-F proposes to protect the SWP register, freezing it permanently in read-only mode. The update of the SWP register is disabled (read only) when the WPL bit is set to 1 (WPL = 1). In the same way, the update of the SWP register is enabled when the WPL bit is set to 0 (WPL = 0).

When WPL is set to 1 and in case of write software write protection register, the device select and address bytes are acknowledged, data byte is not acknowledged and write cycle does not start.

Note:
- *Updating the WPL bit from 0 to 1 is an irreversible action: the WPA, BP1, BP0 and WPL bits cannot be updated any more*
- *If the WPL bit is set to 1, the write command on the software write protection register is not executed and the accompanying data byte is not acknowledged, as shown in Figure 10.*

The description of the software write protection register is given in the below table:

Table 7. Software write protection register values

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
X [1]	X	X	X	WPA	BP1	BP0	WPL

1. *X = Don't care bits. Read as 0.*

Note: *The factory default value is 00000000.*

Table 8. Software write protection register description

Bit	Function
Bits b7 to b4	• Don't care bits. Read as 0. (b7, b6, b5, b4) = (0, 0, 0, 0)
Bits b3	**WPA**: Write protect activation bit. b3 enables or disables the write protection: • b3 = 0: no write protection. The whole memory can be written. • b3 = 1: write protection active. The memory block is protected according to BP bits setting.
Bits b2 to b1	**BP1, BP0**: block protection bits b2 and b1 define the size of the memory block to be protected against write instruction: • (b2, b1) = (0, 0): the upper quarter of the memory is write-protected • (b2, b1) = (0, 1): the upper half of the memory is write protected • (b2, b1) = (1, 0): the upper ¾ of the memory is write protected • (b2, b1) = (1, 1): the whole the memory is write protected
Bit b0	**WPL**: write protection lock bit b0 locks the write protection register value. • b0 = 0: bits [b3: b0] can be modified • b0 = 1: bits [b3: b0] cannot be modified and therefore the write protection register is frozen. Note: bits b3 to b0 can be updated (if b0 = 0) in the same write instruction. Setting b0 from 0 to 1 is an irreversible action.

4.4 Identification page

The identification page (256-byte) is an additional page that can be read or written and can later be permanently locked in read-only mode. It is read or written by issuing the read or write identification page instruction. These instructions use the same protocol and format as the random address read or page write (from memory array) except for the following differences (refer to Table 9, Table 10, and Table 11):

•   Device type identifier = 1011
•   MSB address bits A15, A14, and A13 must be equal to 000
•   MSB address bits from A12 to A8 are don't care
•   LSB address bits from A7 to A0 define the byte address inside the identification page

If the identification page is locked, the data bytes transferred during the write identification page instruction are not acknowledged (NO ACK).

The identification page is filled with all bytes written to FFh.

5 Device operation

The device supports the I²C protocol. This is summarized in Figure 4. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data is defined to be a receiver. The device that controls the data transfer is known as the bus controller, and the other as the target device. A data transfer can only be initiated by the bus controller, which also provides the serial clock for synchronization. The device is always a target in all communications.

Figure 4. I²C bus protocol

5.1 Start condition

Start is identified by a falling edge of serial data (SDA) while serial clock (SCL) is stable in the high state. A start condition must precede any data transfer instruction. The device continuously monitors (except during a Write cycle) serial data (SDA) and serial clock (SCL) for a start condition.

5.2 Stop condition

Stop is identified by a rising edge of serial data (SDA) while the serial clock (SCL) is stable in the high state. A stop condition terminates communication between the device and the bus controller. A read instruction that is followed by NO ACK can be followed by a stop condition to force the device into the standby mode.

A stop condition at the end of a write instruction triggers the internal write cycle.

5.3 Data input

During data input, the device samples serial data (SDA) on the rising edge of serial clock (SCL). For correct device operation,serial data (SDA) must be stable during the rising edge of serial clock (SCL), and the serial data (SDA) signal must change only when serial clock (SCL) is driven low.

5.4 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be a bus controller or target device, releases serial data (SDA) after sending eight bits of data. During the ninth clock pulse period, the receiver pulls serial data (SDA) low to acknowledge the receipt of the eight data bits.

5.5 Device addressing

To start communication between the bus controller and the target device, the bus controller must initiate a start condition. Following this, the bus controller sends the device select code and byte address as specified in Table 9, Table 10, and Table 11. When the device select code is received, the device responds only if the value of b3 and b2 bits match the values of the C2 and C1 bits programmed in the configurable device address register.

If a match occurs, the corresponding device gives an acknowledgment on serial data (SDA) during the ninth bit time. If the device does not acknowledge the device select code, the device deselects itself from the bus, and goes into standby mode (therefore it does not acknowledge the device select code).

The eighth bit is the read/write bit ($R\overline{W}$). This bit is set to 1 for read and 0 for write operations.The 128-Kbyte (1-Mbit) are addressed with 17 address bits, the 16 lower address bits being defined by the two address bytes and the most significant address bit (A16) being included in the device select code (see Table 9).

Table 9. Device select code

Features	Device type identifier				Chip enable address[1] and address bits			$R\overline{W}$
	Bit 7 (MSB)[2]	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
Memory	1	0	1	0	C2	C1	A16	$R\overline{W}$
Device type identifier	1	0	1	1	C2	C1	X[3]	$R\overline{W}$
Configurable device address	1	0	1	1	C2	C1	X	$R\overline{W}$
Software write protection	1	0	1	1	C2	C1	X	$R\overline{W}$
Identification page	1	0	1	1	C2	C1	X	$R\overline{W}$
Identification page lock	1	0	1	1	C2	C1	X	$R\overline{W}$

1. C1 and C2 are compared with the value read on bits b2 and b3 of the CDA register.
2. The most significant bit, b7, is sent first.
3. X = Don't care bit.

Table 10. First byte address

Features	Bit 7 (MSB)[1]	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
Memory	A15	A14	A13	A12	A11	A10	A9	A8
Device type identifier	1	1	1	X[2]	X	X	X	X
Configurable device address	1	1	0	X	X	X	X	X
Software write protection	1	0	1	X	X	X	X	X
Identification page	0	0	0	X	X	X	X	X
Identification page lock	0	1	1	X	X	X	X	X

1. The most significant bit, b7, is sent first.
2. X = Don't care bit

Table 11. Second byte address

Features	Bit 7 (MSB)[1]	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
Memory	A7	A6	A5	A4	A3	A2	A1	A0
Device type identifier	X[2]	X	X	X	X	X	X	X
Configurable device address	X	X	X	X	X	X	X	X
Software write protection	X	X	X	X	X	X	X	X
Identification page	A7	A6	A5	A4	A3	A2	A1	A0
Identification page lock	X	X	X	X	X	X	X	X

1. *The most significant bit, b7, is sent first.*

2. *X = Don't care bit*

6 Instructions

6.1 Write operations on the memory array

Following a start condition the bus controller sends a device select code with the R/W bit ($R\overline{W}$) reset to 0. The device acknowledges this, as shown in Figure 5, and waits for two address bytes. The device responds to each address byte with an acknowledge bit, and then waits for the data byte. See Table 9, Table 10, and Table 11 how to address the memory array. The 128-Kbyte (1-Mbit) are addressed with 17 address bits, the 16 lower address bits being defined by the two address bytes and the most significant address bit (A16) being included in the Device select code (see Table 9).

When the bus controller generates a stop condition immediately after a data byte ACK bit (in the tenth bit time slot), either at the end of a byte write or a page write, the internal write cycle t_W is triggered. A stop condition at any other time slot does not trigger the internal write cycle.

After the stop condition and the successful completion of an internal write cycle (t_W), the device internal address counter is automatically incremented to point to the next byte after the last modified byte.

During the internal write cycle, serial data (SDA) is disabled internally, and the device does not respond to any requests.

If the addressed area is write protected by software through the SWP setting, the write instruction is not executed and the accompanying data bytes are not acknowledged (as shown in Figure 6), and the internal write cycle does not start.

6.1.1 Byte write

After the device select code and the address bytes, the bus controller sends one data byte. If the addressed location is write-protected, through the SWP setting, the device replies with NO ACK, and the location is not modified, as shown in Figure 6. If the addressed location is not write-protected, the device replies with an ACK. The bus controller terminates the transfer by generating a stop condition, as shown in the following figure:

Figure 5. Write mode sequences without write protection (data write enabled)

6.1.2 Page write

The page write mode allows up to 256 bytes to be written in a single write cycle, provided they are all located on the same page in the memory. This means that the most significant memory address bits, from A16 to A8, are the same. If more bytes are sent than fit up to the end of the page, a roll-over occurs: the bytes exceeding the page end are written on the same page, from location 0.

The bus controller sends from 1 to 256 bytes of data, each of which is acknowledged by the device if the addressed bytes are not write-protected through the SWP setting. In the opposite case, when the addressed bytes are write-protected through the SWP setting. The contents of the addressed memory location are not modified, and each data byte is followed by a NO ACK, as shown in Figure 6. After each transferred byte, the internal page address counter is incremented.

The transfer is terminated by the bus controller generating a stop condition.

Figure 6. Write mode sequences with write protection (data write inhibited)

6.2 Write operations on features

6.2.1 Write operation on DTI register

Write operations on the device type identifier (DTI) register are not allowed.

The register is delivered locked in read-only.

6.2.2 Write operations on configurable device address register (CDA)

Write operations on the CDA register are performed according to the state of the device address lock bit (DAL). If the configurable device address register is write protected by software with DAL = 1, the write operation on this register is not executed and the accompanying data byte is not acknowledged as shown in Figure 8. Following a start condition the bus controller sends a device select code with the R/$\overline{W}$ bit ($\overline{RW}$) set to 0. The device acknowledges this, as shown in Figure 7, and waits for the address bytes where the register is located. The device responds to each address byte with an acknowledge bit, and then waits for the data byte. See in Section 5.5: Device addressing (Table 9, Table 10, and Table 11) how to address the configurable device address register.

When the bus controller generates a stop condition immediately after the data byte ACK bit (in the tenth bit time slot), the internal write cycle t_W is triggered. A stop condition at any other time slot does not trigger the internal write cycle.

During the internal write cycle, serial data (SDA) is disabled internally, and the device does not respond to any requests (no ACK).

If the two-bits C2 and C1 have been reconfigured with a correct write command, the device acknowledges if the chip enable address of the device select code is equal to the new values of C2 and C1, otherwise NO ACK.

Sending more than one byte aborts the write cycle (configurable device address content does not change). Bits (C2, C1 + DAL) can be updated (DAL = 0 to 1) in the same program instruction.

Figure 7. Write CDA register (data write enabled)

Figure 8. Write CDA register (data write inhibited by software)

6.2.3 Write operations on software write protection register (SWP)

Write operations on SWP register are performed according to the state of the write protect lock bit (WPL).

Following a start condition the bus controller sends a device select code with the R/W bit ($\overline{\text{RW}}$) set to 0. The device acknowledges this, as shown in Figure 9, and waits for the address bytes where the SWP register is located. The device responds to each address byte with an acknowledge bit, and then waits for the data byte.

See in Section 5.5: Device addressing (Table 9, Table 10, and Table 11) how to address the SWP register.

When the bus controller generates a stop condition immediately after the data byte ACK bit (in the tenth bit time slot), the internal write cycle t_W is triggered. A stop condition at any other time slot does not trigger the internal write cycle.

During the internal write cycle, serial data (SDA) is disabled internally, and the device does not respond to any requests (NO ACK).

Sending more than one byte aborts the write cycle (software write protection register content is not changed).

If the SWP register is already locked by software (WPL = 1), the write operation is not executed and the accompanying data byte is not acknowledged as shown in Figure 10 and the write cycle does not start.

Figure 9. Write SWP register (data write enabled)

Figure 10. Write SWP register (data write inhibited by software or hardware)

6.2.4 Write operation on identification page

Write operations on the identification page are performed according to the state of the lock/unlock status. Following a start condition the bus controller sends a device select code with the R/W bit (R$\overline{\text{W}}$) set to 0. The device acknowledges this, as shown in Figure 11, and waits for the address bytes where the identification page is located. The device responds to each address byte with an acknowledge bit, and then waits for the data byte. See in Section 5.5: Device addressing (Table 9, Table 10 and Table 11) how to address the identification page.

When the bus controller generates a stop condition immediately after the data byte ACK bit (in the tenth bit time slot), the internal write cycle t_W is triggered. The device internal address counter is automatically incremented to point to the next byte after the last modified byte.

A stop condition at any other time slot does not trigger the internal write cycle.

During the internal write cycle, serial data (SDA) is disabled internally, and the device does not respond to any requests (NO ACK).

If the identification page is already locked, the write operation on the identification page is not executed and the accompanying data bytes are not acknowledged as shown in Figure 12.

Figure 11. Write identification page (page unlocked)

Figure 12. Write identification page (page locked or hard protected)

6.2.5 Lock operation on identification page

The lock identification page instruction (lock ID) permanently locks the identification page in read-only mode.

Following a start condition the bus controller sends a device select code with the R/W bit ($\overline{\text{RW}}$) set to 0. The device acknowledges this, as shown in Figure 13, and waits for the address bytes where the identification page is located. The device responds to each address byte with an acknowledge bit, and then waits for a specific data byte value. See in Section 5.5: Device addressing(Table 9, Table 10, and Table 11) how to address the identification page.

The data byte must be equal to the binary value xxxx xx1x, where x is don't care.

When the bus controller generates a stop condition immediately after the data byte ACK bit (in the tenth bit time slot), the internal write cycle t_W is triggered. A stop condition at any other time slot does not trigger the internal write cycle.

During the internal write cycle, serial data (SDA) is disabled internally, and the device does not respond to any requests (no ACK).

If the identification page is already locked, the write operation is not executed and the accompanying data bytes are not acknowledged as shown in Figure 14.

Figure 13. Lock operation on identification page (unlocked or data write enabled)

Figure 14. Lock operation on identification page (already locked or data write inhibited by hardware)

6.3 Minimizing write delays by polling on ACK

During the internal write cycle, the device disconnects itself from the bus, and writes a copy of the data from its internal latches to the memory cells. The maximum write time (t_w) is shown in Table 19. AC characteristics in Fast-mode and Table 20. AC characteristics in Fast-mode Plus, but the typical time is shorter. The bus controller can implement a polling sequence to utilize this feature.

The sequence, as shown in Figure 15, is:

• Initial condition: A write cycle is in progress.

• Step 1: The bus controller issues a Start condition followed by a device select code (the first byte of the new instruction).

• Step 2: If the device is busy with the internal write cycle, NO ACK is returned and the bus controller goes back to step 1. If the device has terminated the internal write cycle, it responds with an ACK, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during step 1).

Note: When writing a command to the configurable device address register when C2 and C1 are reconfigured, the device returns ACK only if:

• Chip enable address of the device select code is equal to the new C2 and C1 values.

• An internal write cycle is completed (a new C2 and C1 values have been programmed in the chip enable register).

Figure 15. Write cycle polling flowchart using ACK

1. The seven most significant bits of the device select code in a random read (bottom right box in the figure) must match those of the device select code in the write operation (polling instruction in the figure).

6.4 ECC (error correction code) and write cycling

The error correction code (ECC) is an internal logic function which is transparent for the I^2C communication protocol.

The ECC logic is implemented on each group of four EEPROM bytes(a group of four bytes is located at addresses [4*N, 4*N+1, 4*N+2, 4*N+3], where N is an integer). Inside a group, if a single bit out of the four bytes happens to be erroneous during a read operation, the ECC detects this bit and replaces it with the correct value. The read reliability is therefore much improved.

Even if the ECC function is performed on groups of four bytes, a single byte can be written/cycled independently. In this case, the ECC function also writes/cycles the three other bytes located in the same group (a group of four bytes is located at addresses [4*N, 4*N+1, 4*N+2, 4*N+3], where N is an integer.)

As a consequence, the maximum cycling budget is defined at group level and the cycling can be distributed over the four bytes of the group: the sum of the cycles seen by byte0, byte1, byte2 and byte3 of the same group must remain below the maximum value defined in Table 16. Cycling performance by groups of four bytes.

6.5 Read operations on the memory array

Following a start condition the bus controller sends a device select code with the R/W bit ($R\overline{W}$) set to 0. The device acknowledges this and waits for the two-byte address. The device responds to each address byte with an acknowledge bit. Then, the bus controller sends another start condition, and repeats the device select code, with the $R\overline{W}$ bit set to 1. The device acknowledges this, and outputs the contents of the data. See in Table 9, Table 10, and Table 11 how to address the memory array.

After each byte read (data out), the device waits for an acknowledgment (data in) during the ninth bit time. If the bus controller does not acknowledge during this interval, the device terminates the data transfer and switches to its standby mode after a stop condition.

After the successful completion of a read operation, the internal address counter is incremented by one, to point to the next byte address.

Figure 16. Read mode sequences

Note: The seven most significant bits of the first device select code in a random read must match those of the device select code in the write operation.

6.5.1 Random address read

A dummy write is first performed to load the address into this address counter (as shown in Figure 16. Read mode sequences) but without sending a stop condition. Then, the bus controller sends another start condition, and repeats the device select code, with the R$\overline{W}$ bit set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus controller must not acknowledge the byte, and terminates the transfer with a stop condition.

6.5.2 Current address read

For the current address read operation, following a start condition, the bus controller sends only a device select code with the R$\overline{W}$ bit set to 1. The device acknowledges this and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus controller terminates the transfer with a stop condition, as shown in Figure 16. Read mode sequences, without acknowledging the byte.

Note: *The address counter value is defined by instructions accessing either the memory, registers, or the identification page. When accessing the registers or the identification page, the address counter value is loaded with the byte location, therefore the next current address read in the memory uses this new address counter value. When accessing the memory, it is safer to always use the random address read instruction (this instruction loads the address counter with the byte location to read in the memory, see Section 6.5.1: Random address read) instead of the current address read instruction.*

6.5.3 Sequential read

This operation can be used after a current address read or a random address read. The bus controller does acknowledge the data byte output and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus controller must not acknowledge the last byte, and must generate a stop condition, as shown in Figure 16. Read mode sequences.

The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter rolls-over, and the device continues to output data from the memory address 00h.

6.6 Read operations on features

Only the random address read or sequential random read commands are authorized to access the four additional features. The address counter contains a meaningful address value only after these authorized commands have been performed.

### 6.6.1 Read operations on device type identifier register

Following a start condition the bus controller sends a device select code with the $R\overline{W}$ bit ($R\overline{W}$) set to 0. The device acknowledges this and waits for the address bytes where the DTI register is located. The device responds to each address byte with an acknowledge bit. Then, the bus controller sends another start condition, and repeats the device select code, with the $R\overline{W}$ bit set to 1. The device acknowledges this, and outputs the contents of the DTI register. See Section 5.5: Device addressing (Table 9, Table 10, and Table 11) how to address the device type identifier register.

After the successful completion of a read operation on DTI, the device internal address counter is not incremented by one, to point to the next byte address. Reading more than one-byte loops on reading the DTI register value.

To terminate the stream of data byte, the bus controller must not acknowledge the byte, and must generate a stop condition, as shown in Figure 17.

The DTI register cannot be read while a write cycle (t_W) is ongoing.

Figure 17. Random read on DTI register

*: The seven most significant bits of the first device select code of a random read must be identical to the seven most significant bits of the device select code of the write.

### 6.6.2 Read operations on configurable device address register

Following a start condition the bus controller sends a device select code with the R/W bit ($R\overline{W}$) set to 0. The device acknowledges this and waits for the address bytes where the CDA register is located. The device responds to each address byte with an acknowledge bit. Then, the bus controller sends another start condition, and repeats the device select code, with the $R\overline{W}$ bit set to 1. The device acknowledges this, and outputs the contents of the CDA register. See Section 5.5: Device addressing (Table 9, Table 10, and Table 11) how to address the configurable device address register.

After the successful completion of a read configurable device address, the device internal address counter is not incremented by one, to point to the next byte address. Reading more than one byte loop on reading the configurable device address register value.

To terminate the stream of data byte, the bus controller must not acknowledge the byte, and must generate a stop condition, as shown in Figure 18.

The CDA register cannot be read while a write cycle (t_W) is ongoing. The configurable device address bits (C2 and C1) values can be checked by sending the device select code.

- If the chip enable address b3 and b2 sent in the device select code is matching with the C2 and C1 values, the device sends an ACK.
- Otherwise, the device answers NO ACK.

Figure 18. Random read on configurable device address register

*: The seven most significant bits of the first device select code of a random read must be identical to the seven most significant bits of the device select code of the write.

6.6.3 Read operations on software write protection register

Following a start condition the bus controller sends a device select code with the $R\overline{W}$ bit ($R\overline{W}$) set to 0. The device acknowledges this and waits for the address bytes where the SWP register is located. The device responds to each address byte with an acknowledge bit. Then, the bus controller sends another start condition, and repeats the device select code, with the $R\overline{W}$ bit set to 1. The device acknowledges this, and outputs the contents of the SWP register. See Section 5.5: Device addressing (Table 9, Table 10, and Table 11) how to address the software write protection register.

After the successful completion of a read operation on SWP, the device internal address counter is not incremented by one, to point to the next byte address. Reading more than one-byte loops on reading the SWP register value.

To terminate the stream of data byte, the bus controller must not acknowledge the byte, and must generate a stop condition, as shown in Figure 19.

The SWP register cannot be read while a write cycle (t_W) is ongoing.

Figure 19. Random read on software write protection register

*: The seven most significant bits of the first device select code of a random read must be identical to the seven most significant bits of the device select code of the write.

6.6.4 Read operations on identification page

Following a start condition the bus controller sends a device select code with the $R\overline{W}$ bit ($R\overline{W}$) set to 0. The device acknowledges this and waits for the address bytes where the identification page is located. The device responds to each address byte with an acknowledge bit. The bits from A7 to A0 define the byte address inside the identification page. Then, the bus controller sends another start condition, and repeats the same device select code but with the $R\overline{W}$ bit set to 1. The device acknowledges this, and outputs the contents of the identification page. See Section 5.5: Device addressing (Table 9, Table 10, and Table 11) how to address the identification page.

After each byte read (data out), the device waits for an acknowledgment (data in) during the ninth bit time.

The output data of the identification page comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last identification page address (FFh), the address counter rolls-over, and the device continues to output data from identification page address 00h.

If the bus controller does not acknowledge during this ninth time, the device terminates the data transfer as shown in Figure 20 and switches to its standby mode after a stop condition.

Figure 20. Random read identification page

*: The seven most significant bits of the first device select code of a random read must be identical to the seven most significant bits of the device select code of the write.

6.6.5 Read lock status on identification page

The lock/unlock status of the identification page can be checked by transmitting a specific truncated command.

Following a start condition the bus controller sends a device select code with the R/W bit (R$\overline{\text{W}}$) set to 0. The device acknowledges this and waits for the address bytes where the identification page is located. The device responds to each address byte with an acknowledge bit, and then waits for the data byte. See in (Table 9, Table 10, and Table 11) how to address the identification page.

The device returns an acknowledge bit after the data byte if the identification page is unlocked (unlock status) as shown in Figure 21, otherwise a NO ACK bit as shown in Figure 22, if the identification page is locked (lock status).

Right after this, it is recommended to transmit to the device a start condition followed by a stop condition, so that:

• Start: the truncated command is not executed because the start condition resets the device internal logic

• Stop: the device is then set back into standby mode by the stop condition

Figure 21. Read lock status (identification page unlocked)

Figure 22. Read lock status (identification page locked)

7   Initial delivery state

At factory delivery, the device is delivered with:

- All the memory array bits set to 1 (each byte contains FFh)
- The DTI register locked and set to 10110001 (B1h)
- The CDA and SWP registers set to 0000000 (00h)
- All the identification page bits set to 1 (each byte contains FFh)

8 Maximum ratings

Stressing the device outside the ratings listed in Table 12 may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 12. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
-	Ambient operating temperature	-40	130	°C
T_{STG}	Storage temperature	-65	150	°C
I_{OL}	DC output current (SDA = 0)	-	5	mA
V_{IO}	Input or output range	-0.50	6.5	V
V_{CC}	Supply voltage	-0.50	6.5	V
V_{ESD}	Electrostatic pulse (Human Body model) [1]	-	4000	V

1. Positive and negative pulses applied on different combinations of pin connections, according to ANSI/ESDA/JEDEC JS-001 (C1=100 pF, R1=1500 Ω, R2=500 Ω).

9 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics.

Table 13. Operating conditions

Symbol	Parameter	Min.	Max.	Unit
V_{CC}	Supply voltage	1.6	5.5	V
T_A	Ambient operating temperature	-40	85	°C
f_C	Operating clock frequency	-	1	MHz

Table 14. AC measurement conditions

Symbol	Parameter	Min.	Max.	Unit
C_{bus}	Load capacitance	-	100	pF
-	SCL input rise/fall time, SDA input fall time	-	50	ns
-	Input levels	0.2 V_{CC} to 0.8 V_{CC}		V
-	Input and output timing reference levels	0.3 V_{CC} to 0.7 V_{CC}		V

Figure 23. AC measurement I/O waveform

Table 15. Input parameters

Symbol	Parameter	Test condition	Min.	Max.	Unit
C_{IN}[1]	Input capacitance (SDA)	-	-	8	pF
C_{IN}[1]	Input capacitance (other pins)	-	-	6	pF

1. Specified by design – Not tested in production.

Table 16. Cycling performance by groups of four bytes

Symbol	Parameter	Test condition	Max.	Unit
Ncycle	Write cycle endurance[1]	$T_A \leq 25$ °C, V_{CC}(min) < V_{CC} < V_{CC}(max)	4.000.000	Write cycle[2]
		$T_A = 85$ °C, V_{CC}(min) < V_{CC} < V_{CC}(max)	1.200.000	

1. The write cycle endurance is defined by characterization and qualification. For devices embedding the ECC functionality, the write cycle endurance is defined for a group of four bytes located at addresses [4*N, 4*N+1, 4*N+2, 4*N+3] where N is an integer.

2. A Write cycle is executed when either a page write, a byte write, a write registers, a write identification page or a lock identification page instruction is decoded. When using the byte write, the page write or the write identification page, refer also to ECC (error correction code) and write cycling.

Table 17. Memory cell data retention

Parameter	Test condition	Min.	Unit
Data retention[1]	T_A = 55 °C	200	Year

1. The data retention behavior is checked in production, while the data retention limit defined in this table is extracted from the characterization and qualification results.

Table 18. DC characteristics

Symbol	Parameter	Test conditions	Min.	Max.	Unit
I_{LI}	Input leakage current (SCL, SDA)	V_{IN} = V_{SS} or V_{CC} device in standby mode	-	± 2	µA
I_{LO}	Output leakage current	SDA in high-Z, external voltage applied on SDA: V_{SS} or V_{CC}	-	± 2	µA
I_{CC}	Supply current (read)	f_C = 400 kHz	-	0.5[1]	mA
		f_C = 1 MHz	-	1[2]	mA
I_{CC0}	Supply current (write)	Averaged on T_W, V_{CC} ≤ 3.3 V	-	1[3][4]	mA
		Averaged on T_W, V_{CC} > 3.3 V	-	1.5[3][5]	
I_{CC1}	Standby supply current	Device not selected [6], V_{IN} = V_{SS} or V_{CC}; V_{CC} < 2.5 V	-	1[7]	µA
		Device not selected[6], V_{IN} = V_{SS} or V_{CC}; V_{CC} ≥ 2.5 V	-	2	µA
V_{IL}	Input low voltage (SCL, SDA)	1.6 V ≤ V_{CC} < 2.5 V	-0.45	0.25 V_{CC}	V
		2.5 V ≤ V_{CC} ≤ 5.5 V	-0.45	0.30 V_{CC}	V
V_{IH}	Input high voltage (SCL, SDA)	1.6 V ≤ V_{CC} < 2.5 V	0.75 V_{CC}	6.5	V
		2.5 V ≤ V_{CC} ≤ 5.5 V	0.70 V_{CC}	6.5	V
V_{OL}	Output low	I_{OL} = 1 mA, V_{CC} = 1.6 V	-	0.2	V
		I_{OL} = 2.1 mA, V_{CC} = 2.5 V or I_{OL} = 3 mA, V_{CC} = 5.5 V	-	0.4	V

1. Typical value lower than 100 µA at 1.8V. Evaluated by characterization - Not tested in production.
2. Typical value lower than 120 µA at 1.8 V. Evaluated by characterization – Not tested in production
3. Evaluated by characterization - Not tested in production.
4. Typical value lower than 720 µA at 3.3 V. Evaluated by characterization - Not tested in production.
5. Typical value lower than 1.3 mA at 5.5 V. Evaluated by characterization – Not tested in production.
6. The device is not selected after power-up, after a read instruction (after the stop condition), or after the completion of the internal write cycle t_W (t_W is triggered by the correct decoding of a Write instruction).
7. 330 nA typical value at 1.8 V and 25 °C. Evaluated by characterization - Not tested in production.

Table 19. AC characteristics in Fast-mode

Symbol	Alt.	Parameter	Min.	Max.	Unit
f_C	f_{SCL}	Clock frequency	-	400	kHz
t_{CHCL}	t_{HIGH}	Clock pulse width high	600	-	ns
t_{CLCH}	t_{LOW}	Clock pulse width low	1300	-	ns
t_{QL1QL2}[1]	t_F	SDA (out) fall time	20[2]	300	ns
t_{XH1XH2}[1]	t_R	Input signal rise time	[3]	[3]	ns
t_{XL1XL2}[1]	t_F	Input signal fall time	[3]	[3]	ns
t_{DXCH}	$t_{SU:DAT}$	Data in setup time	100	-	ns
t_{CLDX}	$t_{HD:DAT}$	Data in hold time	0	-	ns
t_{CLQX}[4]	t_{DH}	Data out hold time	100	-	ns
t_{CLQV}[5]	t_{AA}	Clock low to next data valid (access time)	-	900	ns
t_{CHDL}	$t_{SU:STA}$	Start condition setup time	600	-	ns
t_{DLCL}	$t_{HD:STA}$	Start condition hold time	600	-	ns
t_{CHDH}	$t_{SU:STO}$	Stop condition set up time	600	-	ns
t_{DHDL}	t_{BUF}	Time between Stop condition and next Start condition	1300	-	ns
t_W	t_{WR}	Write cycle time	-	4[6]	ms
t_{NS}[1]	-	Pulse width ignored (input filter on SCL and SDA) - single glitch	-	50	ns
t_{WU}[7][8]	-	Wake up time	-	5	µs

1. *Evaluated by characterization - Not tested in production.*

2. *With C_L = 10 pF.*

3. *There is no min. or max. values for the input signal rise and fall times. It is however recommended by the I²C specification that the input signal rise and fall times be more than 20 ns and less than 300 ns when f_C < 400 kHz.*

4. *To avoid spurious start and stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.*

5. *t_{CLQV} is the time (from the falling edge of SCL) required by the SDA bus line to reach either $0.3V_{CC}$ or $0.7V_{CC}$, assuming that the $R_{bus} \times C_{bus}$ time constant is within the values specified in Figure 24.*

6. *3 ms typical.*

7. *Specified by design - Not tested in production.*

8. *Wake up time: Delay between the V_{CCmin} stable and the first accepted command.*

Table 20. AC characteristics in Fast-mode Plus

Symbol	Alt.	Parameter	Min.	Max.	Unit
f_C	f_{SCL}	Clock frequency	-	1	MHz
t_{CHCL}	t_{HIGH}	Clock pulse width high	260	-	ns
t_{CLCH}	t_{LOW}	Clock pulse width low	500	-	ns
t_{XH1XH2}[1]	t_R	Input signal rise time	[2]	[2]	ns
t_{XL1XL2}[1]	t_F	Input signal fall time	[2]	[2]	ns
t_{QL1QL2}[1]	t_F	SDA (out) fall time	20[3]	120	ns
t_{DXCH}	$t_{SU:DAT}$	Data in setup time	50	-	ns
t_{CLDX}	$t_{HD:DAT}$	Data in hold time	0	-	ns
t_{CLQX}[4]	t_{DH}	Data out hold time	100	-	ns
t_{CLQV}[5]	t_{AA}	Clock low to next data valid (access time)	-	450	ns
t_{CHDL}	$t_{SU:STA}$	Start condition setup time	250	-	ns
t_{DLCL}	$t_{HD:STA}$	Start condition hold time	250	-	ns
t_{CHDH}	$t_{SU:STO}$	Stop condition setup time	250	-	ns
t_{DHDL}	t_{BUF}	Time between Stop condition and next Start condition	500	-	ns
t_W	t_{WR}	Write cycle time	-	4[6]	ms
t_{NS}[1]	-	Pulse width ignored (input filter on SCL and SDA)	-	50	ns
t_{WU}[7][8]	-	Wake up time	-	5	µs

1. Evaluated by characterization - Not tested in production.
2. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the I²C specification that the input signal rise and fall times be less than 120 ns when f_C < 1 MHz.
3. With CL = 10 pF.
4. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
5. t_{CLQV} is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3 V_{CC} or 0.7 V_{CC}, assuming that the Rbus × Cbus time constant is within the values specified in Figure 25.
6. 3 ms typical.
7. Specified by design - Not tested in production.
8. Wake up time: Delay between the V_{CCmin} stable and the first accepted commands.

Figure 24. R$_{bus}$ value versus bus parasitic capacitance (C$_{bus}$) for an I^{2}C bus (f$_C$ = 400 kHz)

The R$_{bus}$ x C$_{bus}$ time constant must be below the 400 ns time constant line displayed on the left

Figure 25. R$_{bus}$ value versus bus parasitic capacitance (C$_{bus}$) for an I^{2}C bus (f$_C$ = 1 MHz)

The R$_{bus}$ x C$_{bus}$ time constant must be below the 150 ns time constant line displayed on the left

Figure 26. AC waveforms

10 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

10.1 WLCSP4 package information

This WLCSP is a 4-ball, 1.626 x 1.024 mm, ultra thin wafer level chip scale package.

Figure 27. **WLCSP4 - Outline**

1. Drawing is not to scale.
2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.
3. Primary datum Z and seating plane are defined by the spherical crowns of the bump.
4. Bump position designation per JESD 95-1, SPP-010.

Table 21. WLCSP4 - Mechanical data

Symbol	Millimeters			Inches[1]		
	Min	Typ	Max	Min	Typ	Max
A	0.262	0.295	0.328	0.0103	0.0116	0.0129
A1	-	0.095	0.115	-	0.0037	0.0045
A2	-	0.175	0.190	-	0.0069	0.0075
A3	-	0.025		-	0.0010	-
Ø b	0.165	0.185	0.205	0.0065	0.0073	0.0081
D	1.606	1.626	1.646	0.0632	0.0640	0.0648
E	1.004	1.024	1.044	0.0395	0.0403	0.0411
e	-	0.800	-	-	0.0315	-
e1	-	0.500	-	-	0.0197	-
F	-	0.262	-	-	0.0103	-
G	-	0.413	-	-	0.0163	-
aaa	-	-	0.11	-	-	0.0043
bbb	-	-	0.11	-	-	0.0043
ccc	-	-	0.11	-	-	0.0043
eee	-	-	0.06	-	-	0.0024

1. Values in inches are converted from mm and rounded to the four decimal place.

11 Ordering information

Table 22. Ordering information scheme

Example:		M24	M01X	- F	CU	6	T	/V	F

Device type

M24 = I²C serial access EEPROM

Device function

M01X = 1 Mbit (128 K x 8 bit)

Operating voltage

F = V_{CC} = 1.6 V to 5.5 V

Package [1]

CU = WLCSP

Device grade

6 = Industrial: device tested with standard test flow over -40 to 85 °C

Option

T = Tape and reel packing

blank = tube packing

Process

/V = Manufacturing technology code

Option

Blank = No back side coating

F = Back side coating

1. *ECOPACK2 (RoHS compliant and free of brominated, chlorinated and antimony oxide flame retardants).*

Revision history

Table 23. Document revision history

Date	Revision	Changes
05-Mar-2024	1	Initial release.
04-Sep-2024	2	Updated: • Cover image • Features • Figure 3. Block diagram • Figure 5. Write mode sequences without write protection (data write enabled) • Figure 6. Write mode sequences with write protection (data write inhibited) • Section 6.2.3: Write operations on software write protection register (SWP) • Table 20. AC characteristics in Fast-mode Plus • Section 6.2.4: Write operation on identification page • Section 6.2.5: Lock operation on identification page • Section 7: Initial delivery state • Table 15. Input parameters • Table 18. DC characteristics • Table 19. AC characteristics in Fast-mode • Section 11: Ordering information

Contents

List of tables

List of figures

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.