

### **TMC8100 Universal Encoder Bus Controller**

### <span id="page-0-0"></span>**General Description**

The TMC8100 is a dedicated serial protocol converter IC, especially for absolute encoder bus protocols. It operates as a bus controller for these protocols and as a peripheral with either a serial peripheral interface (SPI) or universal asynchronous receiver-transmitter (UART) interface connection to the attached microcontroller/motion controller delivering the extracted and adjusted encoder position information.

It integrates a programmable high performance serial communication engine for synchronous and asynchronous data up-to 16Mb/s. In addition to a clock generator, several counter/timer units, a programmable CRC generator and direct I/Os for connecting bus transceivers, standard SPI,  $2x$  UART, and  $1^2C$  interfaces are available.

#### <span id="page-0-2"></span>**Benefits and Features**

- Synchronous serial bus protocols supported, example, SSI, SPI, BiSS C, EnDat 2.x
- Asynchronous serial bus protocols supported, example, Nikon A-format®
- Support for incremental A/B/Z encoder interface
- High speed 25MHz SPI system interface for configuration, control, and position
- High speed 2x UART 16Mbit/s system interface for configuration, control, and position
- Crystal oscillator or external clock with PLL
- Up to 128MHz internal system clock
- 2.5V to 5V single supply
- -40°C to +125°C operating temperature range
- TQFN24, 4mm x 4mm

### <span id="page-0-1"></span>**Applications**

- Industrial Manufacturing
- Robots/CoBots
- Automated Guided Vehicle (AGV)

#### **Simplified Block Diagram**



*[Ordering Information](file:///C:/Users/MRamesh2/AppData/Local/Temp/tmp6739.tmp%23OrderingInformation) appears at end of data sheet.*

### Universal Encoder Bus Controller









### **LIST OF FIGURES**



### LIST OF TABLES



### <span id="page-6-0"></span>**Absolute Maximum Ratings**





*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

### <span id="page-7-0"></span>**Package Information**



For the latest package outline information and land patterns (footprints), go to *[www.maximintegrated.com/packages](https://www.analog.com/en/design-center/packaging-quality-symbols-footprints/package-index.html)*. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to *[www.maximintegrated.com/ thermal](https://www.analog.com/en/index.html)[tutorial](https://www.analog.com/en/index.html)*.

### <span id="page-8-0"></span>**Electrical Characteristics**

(V<sub>CCIO</sub> = +2.25V to +5.5V, TA = -40°C to +125°C, unless otherwise noted., Typical values are at V<sub>CCIO</sub> = +3.3V, and TA = +25°C, unless otherwise noted. *[Note 1](#page-9-0)*)



### Universal Encoder Bus Controller **TMC8100**



(V<sub>CCIO</sub> = +2.25V to +5.5V, TA = -40°C to +125°C, unless otherwise noted., Typical values are at V<sub>CCIO</sub> = +3.3V, and TA = +25°C, unless otherwise noted. *[Note 1](#page-9-0)*)

<span id="page-9-0"></span>Note 1: All devices are 100% production tested at TA = +25°C. Specifications over temperature are guaranteed by design and characterization.

<span id="page-9-2"></span>**Note 2:** Guaranteed by design

<span id="page-9-1"></span>**Note 3:** All currents into the device are positive. All currents out of the device are negative.

### <span id="page-10-0"></span>**Timing Diagrams**



<span id="page-10-1"></span>*Figure 1. SPI Timing Diagram*

### <span id="page-11-0"></span>**Pin Configurations**

### **TQFN**

Package is TQFN24 4mm x 4mm with 0.5mm pitch. (T2444+3C).



<span id="page-11-1"></span>*Figure 2. TMC8100 Pin Assignment*

## <span id="page-12-0"></span>**Pin Descriptions**



### Universal Encoder Bus Controller TMC8100





### <span id="page-14-0"></span>**Functional Diagrams**

#### **Functional Block Diagram**



<span id="page-14-1"></span>*Figure 3. Block Diagram*

### <span id="page-15-0"></span>**Detailed Description**

The TMC8100 is a programmable serial bus protocol converter IC targeting different absolute encoder bus protocols. It operates as a bus controller for these encoders and as a peripheral with either SPI or UART interface for the attached microcontroller or motion controller delivering the extracted and adjusted encoder position information.

The TMC8100 also supports encoders with standard incremental A/B/Z outputs. The 32-bit encoder position counter includes a capture/compare unit for generating synchronization signals and capturing the encoder counter value on external latch signals.

The TMC8100 offloads a general-purpose microcontroller or motion controller from this encoder data signal conversion task. In contrast to fully hardware-based solutions, it offers a high degree of flexibility for current protocol implementations, customization, and future protocol extensions.

For initial setup after power-up, a program supporting the specific bus protocol has to be loaded into the TMC8100 through SPI or UART with the help of the integrated bootloader program. There is also the option to add an external I<sup>2</sup>C EEPROM for initial bootstrap supporting standalone operation.

#### <span id="page-15-1"></span>**System Architecture**

The TMC8100 contains a programmable serial communication engine. The architecture and command set are optimized to convert synchronous and asynchronous serial data into parallel and vice versa. All instructions are 16-bit wide and execute within one clock cycle. The general-purpose register set contains eight registers with 8-bit each.

The processor core directly supports four digital inputs (DIRECT\_IN) and four digital outputs (DIRECT\_OUT) for serial data input and output. It offers separate program memory and data memory bus interfaces (Harvard architecture).

The program memory bus is connected to an on-chip static random access memory (SRAM) and a bootloader read-only memory (ROM). Several serial communication peripheral interfaces (SPI, UART, I<sup>2</sup>C), the incremental A/B/Z encoder interface, and a small data SRAM (64x8) are connected to the data memory interface.



<span id="page-15-3"></span>*Figure 4. Block Diagram*

#### <span id="page-15-2"></span>**Program Memory Bus**

An embedded 2Kx16 SRAM memory is available for storing program code along with an embedded 1Kx16 ROM with bootloader to support the initial bootstrap of the application program after power-up. Both are connected to the program memory bus. The program memory bus is 16-bit wide, supporting one instruction word fetch per clock cycle. Program memory access is pipelined with two pipeline stages. Therefore, any program branch usually takes two clock cycles until the next instruction from the branch target is ready for decode and execution.

The program memory space is organized in banks with the bootloader ROM placed in the bank that is active immediately after power-up. After loading the application program into the program SRAM, the active bank is switched to the SRAM under bootloader control to start program execution from the SRAM.



#### <span id="page-16-0"></span>**ROM Bootloader**

After power-up, the bootloader in the ROM is executed first. The bootloader program takes care of the basic initialization of the system and sets the PLL output frequency to 75MHz with the internal oscillator as clock source. As soon as the interfaces are initialized, pin GPIO6 is configured as output and pulled low as the system is ready now for communication. Three different bootstrap modes are supported: remote through SPI or UART0 from an external microcontroller or standalone with an EEPROM (at least 4KB, example, 24LC32/24LC64) connected to the I<sup>2</sup>C interface. During bootstrap, an application program supporting the desired encoder functionality/communication protocol must be loaded into the internal program memory (SRAM). As soon as this is successful, memory banks are switched and program execution starts from the SRAM at address \$0000.

The bootstrap mode is detected automatically. In case of SPI and UART0, the receive interface is listening for incoming commands and the commands are executed accordingly. For standalone mode, a read attempt through I<sup>2</sup>C for an external EEPROM is generated. If this is successful (ACK received), a sequential read to the first two bytes (first instruction word) starting at address \$0000 (two address bytes are transmitted) follow. In case there is an acknowledge (EEPROM available) and both bytes are not \$ff (EEPROM empty/erased check), 4KB of the EEPROM contents is copied to the internal SRAM automatically.



<span id="page-16-1"></span>*Figure 5. ROM Bootloader*

#### <span id="page-17-0"></span>**UART0 Bootstrap Protocol**

For serial communication through UART0, autobaud is enabled and transmission uses 1 start bit, 8 data bits, and one stop bit (8n1). The bootstrap protocol supports reading and writing to the internal program memory (SRAM) and reading and programming an external EEPROM connected through  $1^2C$ . A valid command received through UART0 RXD (GPIO5) from TMC8100 is usually followed by a reply sent out through UART0\_TXD (GPIO4).

#### <span id="page-17-3"></span>**Table 1. UART0 Bootloader Commands**





<span id="page-17-2"></span>*Figure 6. UART0 Bootloader Example: "Get Bootloader Version" Command 0x55 0x00 and Reply 0xb5*

#### <span id="page-17-1"></span>**SPI Bootstrap Protocol**

The SPI bootstrap protocol uses 32-bit datagrams with the MSB being transmitted first. All bootloader commands require one SPI datagram. After transmission, the command gets executed and any reply is placed into the SPI transmit buffer of the TMC8100. Signal SPI\_DATA\_AVAILABLE (has to be configured as an alternate function to GPIO6 and output to be visible externally) is pulled high to indicate new data available. A second SPI transmission is necessary to read out the reply. As SPI transmissions always include data in both directions, another command may be already included with this transmission.

The 32-bit SPI command datagram includes a read (high) or write (low) bit (RnW) as MSB, 4-bit for command encoding (CMD[3:0]), optional 11-bit for address (ADDR[10:0]), and 16-bit for data (DATA[15:0]).

### <span id="page-18-2"></span>**Table 2. SPI Bootloader Commands**





<span id="page-18-1"></span>*Figure 7. SPI Bootloader Example: "Get Bootloader Version" Command and Reply 0xb5, 0x00, 0x00, 0x00*

#### <span id="page-18-0"></span>**Data Bus**

All peripherals including UART (2x), SPI,  $I^2C$ , GPIO, and a data memory (64x8) are connected to the data bus. The data bus supports reading and writing 8-bit data with an 8-bit address (0..255). All read and write accesses take one clock cycle.



### <span id="page-19-5"></span>**Table 3. Data Bus Address Range Assignment**

#### <span id="page-19-0"></span>**Power Supply**

The TMC8100 supports single supply operation between 2.5V and 5V. It includes a linear regulator (LDO) for the core supply voltage. This regulator is internally connected to the V<sub>CCIO</sub> I/O supply input and requires a 2.2µF ceramic capacitor at the V<sub>DD1V8</sub> output pin for proper operation. The TMC8100 offers two V<sub>CCIO</sub> supply inputs on pins 6 and 19, which must be connected externally.

#### <span id="page-19-1"></span>**Reset and Clock**

#### <span id="page-19-2"></span>**Reset**

The TMC8100 offers an internal power-on-reset (POR). In addition, there is a dedicated low-active reset input pin. This pin offers an internal pull-up. It can be used to extend the power-on reset or explicitly reset the device during operation.

#### <span id="page-19-3"></span>**Clock**

The clock generation offers a high degree of flexibility and supports three different clock source options. After power-up, the digital circuit always starts on the internal oscillator (15MHz). For higher clock frequencies, an integrated PLL is available. The PLL requires an input frequency of 1MHz. The pre-diver (RDIV) must be set accordingly. After configuring the pre-divider (RDIV) and the division factor (PLL\_FB\_DIV), the PLL can be activated. Supported PLL output frequencies are 75MHz, 100MHz, and 128MHz. The integrated bootloader program already configures the PLL in combination with the internal oscillator for 75MHz system frequency.

As an alternative to the integrated oscillator (INT\_OSC), an external clock source can be selected (CLK\_EXT) or the onchip crystal oscillator can be used for a more precise clock source. In both cases, the respective GPIO pins must be configured through the GPIO matrix. The crystal oscillator requires an external crystal for operation. After configuring the crystal oscillator, a start-up time is required before the clock signal is stable and can be selected as input for the PLL.

In case the external clock or the crystal oscillator with an external crystal is selected as clock source for the PLL, a clock loss detection is activated. This uses the internal oscillator as reference. In case a clock loss is detected, a system reset is initiated and the clock source is switched back to the internal oscillator.



#### <span id="page-19-4"></span>*Figure 8. Clock Tree*

Code example for setting different PLL output frequencies or changing clock source:

### Universal Encoder Bus Controller TMC8100

 LDI \$03, r0 *; for EXT\_CLK / XTAL - enable input for GPIO0/GPIO1* ST GPIO IN, r0 LDI \$03, r0 *; for EXT\_CLK / XTAL - disable pull-up for GPIO0/GPIO1* ST GPIO PU, r0 LDI PLL FB CFG, r0 ST CLK ADDR, r0 LDI \$36, r0 *; set pll feedback divider for 75MHz* ;LDI \$4f, r0 *; set pll feedback divider for 100MHz* ;LDI \$6b, r0 *; set pll feedback divider for 128MHz* ST CLK\_DOUT, r0 *; write access to clock control register PLL\_FB\_CFG* LDI CLK\_CTRL\_SOURCE, r0 *; use internal clock* ST CLK ADDR, r0  *;LDI \$26, r0 ; use XTAL ;LDI \$21, r0 ; use external clock* LDI \$00, r0 *; use internal clock* ST CLK DOUT, r0 *; write access to clock control register CLK CTRL SOURCE* LDI CLK CTRL OPT, r0 ST CLK ADDR, r0 LDI %0100\_0000, r0 *; enable clock control state machine* ST CLK\_DOUT, r0 *; write access to clock control register CLK\_CTRL\_OPT* LDI CLK CTRL PLL CFG, r0 ST CLK\_ADDR, r0 LDI %1011 1001, r0 *; RDIV = 14 (assuming 15MHz clock)*, select PLL output, start state machine  *; LDI %1011\_1101, r0 ; RDIV = 15 (assuming 16MHz clock), select PLL output, start state machine* ST CLK DOUT, r0 *; write access to clock control register CLK CTRL PLL CFG* LDI CLK CTRL PLL CFG, r0 ST CLK\_ADDR, r0 *; set address for read from clock control register CLK\_CTRL\_PLL\_CFG* NOP NOP WAIT FOR PLL LOCK: LD CLK\_DIN, r0*; read from clock control register CLK\_CTRL\_PLL\_CFG* NOP TEST1 \$7, r0 JC WAIT\_FOR\_PLL\_LOCK  *; continue with 75MHz system clock*

The clock configuration offers three user programmable registers used in the example code above accessed with the help of the CLK\_ADDR, CLK\_DIN and CLK\_DOUT registers:

PLL_FB_CFG (\$00)		PLL FB DIV						
		6	5					
CLK_CTRL_SOURCE (\$04)			EXT NOT INT			XTAL_CFG[2:0]		<b>EXT NOT XTAL</b>
		6	5		3			
CLK_CTRL_PLL_CFG <b>COMMIT</b> (\$08)				<b>RDIV</b>				PLL OUT SEL
		6	5	4	3			

<span id="page-20-0"></span>*Figure 9. Clock Configuration Registers*

- PLL\_FB\_DIV: Internal PLL divider for setting PLL multiplication factor.
- EXT\_NOT\_INT: External clock or crystal oscillator output (= 1) instead of internal oscillator (= 0).
- XTAL\_CFG[2:0]: Crystal oscillator configuration.
- EXT\_NOT\_XTAL: External clock (= 1) instead of crystal oscillator output (= 0).
- COMMIT: Apply changes to clock block (= 1).
- RDIV: Clock divider for PLL input. PLL input must be 1 MHz.
- PLL\_OUT\_SEL: Select PLL output (= \$1) instead of internal oscillator (= \$0).

#### <span id="page-21-0"></span>**Crystal Oscillator**

The crystal oscillator is designed to provide a programmable output current based on the quartz crystal frequency, which can be either 8MHz, 16MHz, 24MHz, 25MHz, or 32MHz.

The programmable output current is determined by 3-bit (XTAL\_CFG) used to set the code assigned to each quartz crystal frequency, as shown in the following table:



(1) ESR is the equivalent series resistance given by the quartz crystal manufacturer.

(2) CL = 9pF is recommended.

#### <span id="page-21-1"></span>**GPIO and DIRECT\_IN/OUT**

#### <span id="page-21-2"></span>**GPIO Matrix**

All general purpose I/Os (GPIO) can be configured individually as digital input or output. After reset, all GPIOs are configured as inputs with internal pull-up to V<sub>CCIO</sub>. For each GPIO, polarity of input and output can be defined (GPIO\_POLARITY), output can be enabled (GPIO\_OUT\_EN), and for GPIO2, type of output (either push-pull or opendrain (GPIO OUT OD)) can be selected. Alternate function can be also configured individually per pin (GPIO\_ALT*x*\_FUNCTION). Note that output/input/polarity and type of output must be set correctly for a certain pin in case an alternate function is selected (example, open-drain for  $I^2C$  signals, output enable for TXD, etc.). Some peripheral units provide their own output enable signal together with the output signal for the alternate function, which overrides the output enable setting in the GPIO output enable register (example,  $I^2C$ ).

In case an alternate function is selected, it is still possible to read out the current pin status using the GPIO IN register.



<span id="page-21-3"></span>*Figure 10. Basic Structure of GPIO Pin Control*

Code example for toggling GPIO:

```
 ; set all gpio outputs to zero
    LDI %0000 0000, r0
    ST GPIO OUT, r0
    ST GPIO POLARITY, r0
    ST GPIO0 ALT0 FUNCTION, r0
   ST GPIO0 ALT1 FUNCTION, r0
    ; configure all gpio as outputs
   LDI %1111 1111, r0
     ST GPIO_OUT_ENABLE, r0
    LDI %0101 0101, r0
     LDI %00101010, r1
TOGGLE_GPIO_OUTPUT:
   ST GPIO OUT, r0 ; GPIO6..0 -> "01010101"
    ST GPIO OUT, r1 ; GPIO6..0 -> "00101010"
     JA TOGGLE_GPIO_OUTPUT
```
#### <span id="page-22-0"></span>**DIRECT\_IN/DIRECT\_OUT Matrix**

The TMC8100 offers four direct inputs (DIRECT\_IN0..3) and four direct outputs (DIRECT\_OUT0..3), which can be accessed individually from within the serial communication engine for fast bit manipulation and sampling of the serial data stream. For each pin, polarity can be programmed individually (DIRECT\_POLARITY). As an alternative to setting the output bits for DIRECT\_OUT directly, a clock signal from the internal clock/timer block of the serial protocol engine can be selected (DIRECT\_ALT\_FUNCTION).

All DIRECT\_IN pins are configured as inputs with internal pull-ups to  $V_{CC/O}$  after reset. While DIRECT\_OUT0 and DIRECT\_OUT1 are fixed outputs (push-pull), ENC\_Z and HOME inputs are selected instead of DIRECT\_OUT2 and DIRECT OUT3 with internal pull-ups after power-up.



<span id="page-22-1"></span>*Figure 11. Basic Structure of DIRECT\_IN (Left) and DIRECT\_OUT (Right) Pin Control*

#### Code example for toggling DIRECT\_OUT:

```
; set all DIRECT OUT to zero
    SFCLR WAITOSF NO WAIT, 0, 0
    SFCLR WAITOSF NO WAIT, 0, 1
    SFCLR WAITOSF NO WAIT, 0, 2
    SFCLR WAIT0SF NO WAIT, 0, 3
     ; select DIRECT_OUT0..3 for all 4 direct connections
    LDI %0000 0000, r0
    ST DIRECT POLARITY, r0
    ST DIRECT ALT FUNCTION, r0
TOGGLE_OUTPUT:
    ; toggle DIRECT OUT(0..3): 0 \rightarrow 1 \rightarrow 0
```
SFSET WAITOSF NO WAIT, 0, 0 SFSET WAITOSF NO WAIT, 0, 1 SFSET WAITOSF NO WAIT, 0, 2 SFSET WAITOSF NO WAIT, 0, 3 SFCLR WAITOSF NO WAIT, 0, 0 SFCLR WAITOSF NO WAIT, 0, 1 SFCLR WAITOSF NO WAIT, 0, 2 SFCLR WAITOSF NO WAIT, 0, 3 JA TOGGLE\_OUTPUT

#### <span id="page-23-0"></span>**Serial Communication Engine**

#### <span id="page-23-1"></span>**Overview**

The serial communication engine is the core part of the TMC8100. It includes a controller operating on 16-bit instructions with an 8x8-bit general purpose register set (R0…R7). The command execution pipeline includes two fetch stages and one decode/execute stage. An additional write back stage offers a bypass to reduce pipeline delays. An 11-bit program counter (PC) selects the next address from the on-chip program memory.

Also part of the core engine is a timer unit for clock generation and sampling of the incoming data stream. A programmable CRC unit supports on-the-fly CRC generation while data is being shifted in or out.



<span id="page-23-4"></span>*Figure 12. Serial Communication Engine Block Diagram and Instruction Pipeline*

In a typical application, incoming serial data is sampled through DIRECT\_IN from an attached encoder with on-the-fly extraction and alignment of encoder values. As soon as all relevant data is received, it is forwarded through one of the serial interfaces (SPI or UART) to the attached motion controller or microcontroller (store-and-forward). This way, any processing delays are minimized.

#### <span id="page-23-2"></span>**Loop Support in Hardware**

When shifting in or out data, the shift operation usually must be repeated several times until all bits are in or out. A loop can be used to reduce the number of shift operations in the program code. Nevertheless, a loop requires loop cycle counting, compare, and conditional branch instructions, which introduce significant overhead not just with respect to code size but also instruction execution time.

To reduce the overhead, hardware loops are supported. During program execution, the last four instructions are always remembered in an instruction FIFO buffer. In addition, there is a dedicated hardware loop counter (up-to 8x). With the help of the REP instruction, the loop size (number of instructions) and loop counter limit are specified. The loop starts immediately after the REP instruction. This hardware loop allows for similar performance as unrolling loops during compile time while reducing code size to minimum.

#### <span id="page-23-3"></span>**Set of Counter/Timer**

The serial communication engine contains a number of counter and timer units for all time dependent program execution, insertion of delay, clock generation, number of clock pulses, and timeout for all commands with variable execution time.

The programmable pre-scaler divides the main system clock by 1…256. The pre-scaler is used by the counter unit and optional (programmable) for the timer and timeout counters.

### Universal Encoder Bus Controller TMC8100

The integrated 8-bit counter uses the pre-scaler output as clock input. It is an up-counter with automatic wrap-around at its programmable upper limit (sawtooth). It can be used for clock generation. In this case, the clock output toggles at each overflow of the counter. The limit value for the counter can be calculated using the following formular:

# $\begin{aligned} SYSTEM\_TIMER\_COUNTER\_LIMIT = \frac{fprescale}{fourput} - 1 \end{aligned}$

Another 8-bit edge counter is available to limit the number of rising and falling edges the counter generates. The edge counter is also an up-counter that stops when reaching its upper limit (a limit of zero disables the edge counter). This way, clock signals with up-to 255 rising and falling edges can be generated (up-to 128 clock cycles with selectable rising or falling edge at the end). Commands including a wait condition offer the possibility to stop any further program execution until the counter or edge counter reaching their limits or overflow. There are instructions available for incrementing the edge counter to compensate, example, for additional processing time required by the external peripheral that receives the clock signal.

Code example for generating 3x pulses (6 edges) with a frequency of 9.375MHz (75MHz system clock):

```
 LDI $01, r0
 ST DIRECT_ALT_FUNCTION, r0 ; configure DIRECT_OUT(0) as clock output
 LDI $03, r0
STS r0, SYSTEM TIMER, SYSTEM TIMER COUNTER LIMIT W ; 75MHz / 4 toggle rate
 LDI 6, r0 ; number of clock edges
STS r0, SYSTEM_TIMER, SYSTEM_TIMER_PULS_COUNTER_LIMIT_W
 LDI 1, r0 ; enable counter
STS r0, SYSTEM TIMER, SYSTEM TIMER CTRL W
```
In addition to the clock generator, another 8-bit timer is available. This timer also offers a programmable upper limit and automatically wraps around when reaching this limit while counting up (sawtooth). The timer supports operations where a programmable amount of time must be waited before, example, data is shifted in or out through DIRECT\_IN/DIRECT\_OUT. The timer may also take the output of the pre-scaler as clock input in case longer delays are required.

Finally, there is a timeout counter. This is another 8-bit up-counter with programmable limit (sawtooth). It must be used together with a timeout target address register. In case the timeout limit is not zero, the timeout counter is enabled. As soon as the executed instruction includes a wait condition temporarily halting program execution, this counter starts counting. If the timeout counter reaches its limit before the wait condition is met and program execution resumed, regular program execution stops. Instead, program execution continues with the instruction at the address specified in the timeout target address register.

Description of instructions STS/LDS in the appendix contains more details on setting the timer/counter limit values.

#### <span id="page-24-0"></span>**Cyclic Redundancy Check (CRC)**

The serial communication engine includes on-the-fly CRC calculation in hardware as an option for the serial bits shifted in or out through the DIRECT IN or DIRECT OUT pins. The generator polynomial and the start value for CRC calculation can be programmed. The CRC unit uses linear feedback shift register (LFSR) for CRC calculation. Generator polynomials up to 32-bit are supported.

Example:

Generator polynomial:  $g = x^5 \oplus x^2 \oplus x \oplus 1$ 

The bit sequence for this generator polynomial is 100111. This must be written to the CRC polynomial register.

An optional start value can be written to the CRC start register. Otherwise, the start value is zero.

The resulting shift register in hardware for this polynomial looks like this:



For example, if the input data stream is 10010011, the CRC checksum after shifting in these 8-bit/after 8 shifts is 1010. There are no additional cycles required for CRC checksum calculation.

The result can be read out through the CRC result register.

Note that these registers are part of the core, and therefore special load and store instructions (LDS/STS) must be used. The data bits itself can be shifted into the CRC unit in parallel with shifting in through DIRECT\_IN or shifting out through DIRECT OUT using shift-left and shift-right commands. For each shift operation, it can be decided whether the bit shifted in or out is part of the CRC calculation or not.

Description of instructions STS/LDS in the appendix contains more details on setting the CRC start/polynomial values and accessing the result.

#### <span id="page-25-0"></span>**Universal Asynchronous Receiver-Transmitter (UART)**

#### <span id="page-25-1"></span>**Overview**

The universal asynchronous receiver transmitter (UART) supports full-duplex data exchange with external devices using industry standard NRZ asynchronous serial data format. The UART supports autobaud (character 0x55) and offers separate transmit and receive buffers with programmable time-out. Transmission format is fixed 8n1.

#### <span id="page-25-2"></span>**Main Features**

- Full duplex, asynchronous communication
- NRZ standard format (mark/space)
- Separate configurable signal polarity for transmitter/receiver
- Programmable filter for receiver input
- Configurable oversampling by a factor 16 or by a factor of 8
- Programmable baud rate generator
- Auto baud rate detection (character 0x55)
- 8-bit data word length
- One stop bit
- Transmit FIFO buffer with up to eight character entries
- Receive buffer with programmable length up-to eight characters and programmable timeout (reset buffer contents)

#### <span id="page-25-3"></span>**Functional Description**

The TMC8100 includes two UART peripheral blocks, UART0 and UART1. For bidirectional connection, two pins are required for each UART: receive data (UART*x*\_RXD) and transmit data (UART*x*\_TXD). In case one or both UARTs are used, the GPIO matrix must be programmed accordingly to make the communication pins available externally. The features of both UARTs are the same and they operate completely independent of each other. Therefore, the following functional description covers both UARTs.

The communication format is fixed: one start bit, 8 data bits with least significant bit (LSB) first, no parity, and one stop bit (8n1). An integrated baud rate generator is available that uses the system clock as input. Either 8x or 16x oversampling can be selected and there is an optional input filter for the incoming data. The baud rate is the same for the receiver and transmitter circuit. The baud rate generator register limit value (UART*x*\_BAUD\_L/H) can be calculated using the following formular:

$$
UARTx\_BAUD = \frac{fPLL\_CLK}{bits\_per\_second \times 8} - 1
$$

For x16 oversampling, the 8 in the formular must be replaced with 16. Values for common baud rates and system clock settings are:



Automatic baud rate detection is supported. In case autobaud is enabled, any further transmission of data through UART*x*\_TXD is disabled, and the receiver expects to receive the character 0x55. The baud rate generator starts counting with the first low-to-high transition after the start bit and stops with the last low-to-high transition at the beginning of the stop bit. The result is then scaled and used as new baud rate generator limit value. The autobaud bit is reset automatically, indicating the end of the autobaud mode.

The receiver contains an 8-bit shift register for the incoming serial data and a buffer with max. eight entries. As soon as a new character is received, the data is copied to the next available receive buffer entry. The number of bytes expected for one message can be programmed (RX\_BUFFER\_LENGTH = 1..8 in UART*x*\_CTRL). As soon as a complete message according to the programmed message length is received, the RX\_FULL flag in the status register (UART*x*\_STATUS) is set. The received bytes being part of one message can be read-out first-in first-out afterwards through the bus interface using register UART<sub>x</sub> BUFFER. After a complete message is read-out, the buffer is ready for receiving the next message.

There is a 16-bit timeout counter available for the receiver that starts counting after the stop bit of a character is received. It continues counting as long as the receiver line remains idle. Each new character on the receiver line resets this counter. In case the timeout limit (UART<sub>x</sub> TIMEOUT) is reached before the next character within a message is received, the receive buffer contents are reset, deleting any non-complete message.

The transmitter contains an eight entry FIFO transmit buffer. Any value written to the transmit buffer (UART*x*\_BUFFER) is forwarded to the transmit shift register as soon as the transmit shift register is empty and any previous value in the FIFO buffer is sent out. Separate flags in the status register indicate full (TX\_FULL) and empty (TX\_EMPTY) FIFO buffer.



<span id="page-26-0"></span>*Figure 13. UART Block Diagram*

#### Code example for UART communication:

```
LDI %0000 0101, r0
ST GPIO0 ALT1 FUNCTION, r0 ; TXD and RXD on GPIO4/5
LDI %0001 0000, r0
ST GPIO OUT ENABLE, r0 ; GPIO4 / TXD output
LDI %0000 0101, r0
ST UARTO CTRL, r0 ; x8, no filter, autobaud enabled
```

```
LDI UARTO STATUS, r2
WAIT1 $0, r2 ; wait for incoming byte
; byte received
LD UART0 BUFFER, r0 ; load received data into r0
 ...
```
### <span id="page-27-0"></span>**Serial Peripheral Interface (SPI)**

#### <span id="page-27-1"></span>**Overview**

SPI block offers SPI peripheral device functionality and supports standard SPI mode 0. The SPI is one of the available serial interfaces supported by the bootloader and intended for communication with a motion-controller or microcontroller. A deep 64x32-bit entry transmit buffer for sending data back to the controller allows for high data rates while minimizing the interrupt frequency on controller side.

#### <span id="page-27-2"></span>**Main Features**

The SPI peripheral block supports the following main features:

- SPI peripheral device support
- SPI mode 0
- **MSB** first
- 32-bit receive buffer
- 64x32-bit FIFO transmit buffer
- SPI clock up to 25MHz

#### <span id="page-27-3"></span>**Functional Description**

The SPI bus interface is intended to be connected to a microprocessor or motion controller with an SPI controller interface. The SPI supports SPI mode 0 (clock polarity = 0 and clock phase = 0). In addition to four SPI signals: serial-data-out (SDO), serial-data-in (SDI), serial clock (SCLK), and chip select (CSN), an additional signal SPI\_DATA\_AVAILABLE is available that indicates new data available in the transmit buffer. Maximum SPI data length for a single transfer supported in hardware is 32-bit. Data is always shifted in and out MSB first.

For receiving data from the external controller, a single 32-bit buffer is available. During SPI transfer, the serial data from the SPI controller is shifted in and copied from the shift register to this buffer as soon as the SPI data transfer is completed with the rising edge of the chip select signal SPI\_CSN.

For transmission of data, a FIFO buffer with 64 entries (32-bit each) is available. This way, the serial engine can fetch encoder counter values at a fixed rate while the host/microcontroller can read them out in bursts, keeping the interrupt frequency and the overhead low. In case the transmit buffer reaches its capacity fetching, further encoder data by the serial engine can be stopped (default) or older values can be discarded, keeping always the most recent ones (TX\_SKIP in register SPI\_CTRL). This can come into place if the controller requesting the encoder data is not fast enough or not available from time to time, and the latest data is always more important for system control than any historic values.

The transmit buffer is 32-bit in size and therefore four write accesses through the 8-bit data bus are required to fill it. The bytes must be written into the buffer most significant byte first (MSB, register SPI\_BUFFER3) and least significant byte last (LSB, register SPI\_BUFFER0). Following this rule, the control logic is able to detect a new 32-bit value and can automatically transfer the content of the transmit buffer to the 64 entry FIFO buffer.

The FIFO also contains an output buffer between the FIFO and transmit shift register. As soon as the shift register is empty or the last SPI transfer is finished, the content of this buffer is transferred to the shift register and the next value for the buffer is fetched from the FIFO. At the same time, the signal SPI\_DATA\_AVAILABLE is set to '1'. This output signal can be selected as an alternate function to pin GPIO6 and indicate any attached controller that new data is available and another SPI transaction should be initiated to read this data.

Flags in the status register (SPI\_STATUS) indicate an end of SPI transmission with new data available in the receive buffer (EOT), currently no SPI transfer on-going (NO\_TRANSFER), and transmit buffer full (TX\_FULL).



#### <span id="page-28-2"></span>*Figure 14. SPI Block Diagram*

#### Code example for SPI communication:

```
WAIT_FOR_CMD: 
   LD SPI STATUS, r0
    NOP
   TEST1 $0, r0 ; new SPI datagram received ?
    JC SPI_CMD
    JA WAIT_FOR_CMD
     ...
SPI_CMD:
  LD SPI_BUFFER_3, r0
   LDI $01, r1
  CMP NE r0, r1 ; compare MSB of datagram with $01
   JC WAIT_FOR_CMD
   LDI $38, r0 ; "8" ; put "8100" into SPI transmit buffer
  ST SPI_BUFFER 3, r0
   LDI $31, r0 ; "1" 
  ST SPI_BUFFER 2, r0
   LDI $30, r0 ; "0" 
  ST SPI_BUFFER 1, r0
  ST SPI_BUFFER 0, r0
   JA WAIT_FOR_CMD
```
## <span id="page-28-0"></span> $I^2C$

### <span id="page-28-1"></span>**Overview**

The  $1^2C$  block supports host/controller operation. Usually, either an external  $1^2C$  EEPROM for standalone operation/bootstrap or additional sensors (example, temperature) are connected here.

#### <span id="page-29-0"></span>**Main Features**

- Host/Controller
- Receive shift register
- Transmit shift register
- Command buffer
- Configurable start/stop repeated start stop conditions
- 7-bit address mode
- Standard mode

#### <span id="page-29-1"></span>**Functional Description**

The TMC8100 contains an I<sup>2</sup>C host interface. This interface supports I<sup>2</sup>C standard mode. The physical interface consists of the bidirectional serial data line I2C\_SDA and the serial clock output I2C\_SCL (alternate pin functions to GPIO2 and GPIO3). Note that these serial interface signals must be selected individually in the GPIO matrix to make them available externally. Also, open-drain operation instead of push-pull (default) for the SDA output must be activated explicitly in the GPIO matrix. The pull-ups to  $V_{\text{CCIO}}$  must be added externally for valid signal levels.

An integrated baud rate generator is available, which uses the system clock as input. The limit value for the baud rate generator (I2C\_BAUD\_L/H) can be calculated using the following formular:

$$
I2C\_BAUD = \frac{fPLL\_CLK}{fIZC\_SCL \times 4} - 1
$$

The I<sup>2</sup>C interface is optimized to support byte and page read and write operations in combination with an 24LC64 EEPROM or similar. Nevertheless, the  $1<sup>2</sup>C$  host interface can be used for communication with other peripherals also.

For control of  ${}^{12}C$  host operation, a command register is available. The following  ${}^{12}C$  commands are supported:



In case the last command is executed and there is no new command available, an  $I^2C$  stop condition is sent automatically. In case the command does include transmission of a byte, this must be written into the transmit shift register (I2C\_BUFFER) prior to command initiation. A byte received is available in the receive shift register I2C\_BUFFER at the end of command execution. The status register indicates successful command execution (CMD\_RDY), any acknowledge bit received (RCV\_ACK), and its value (RCV\_ACK\_VALUE).



<span id="page-30-0"></span>*Figure 15. I <sup>2</sup>C Block Diagram*

Code example for I<sup>2</sup>C communication:

 ; send command + write address + data (I2C EEPROM) LDI \$a0, r0 ST I2C TX BUFFER, r0 LDI I2C\_CMD\_START\_TXD\_ACK, r0 ST I2C CMD, r0 LDI I2C STATUS, r0 WAIT1 \$0, r0 ; send address high byte ST I2C TX BUFFER, r4 LDI I2C\_CMD\_TXD\_ACK, r0 ST I2C\_CMD, r0 LDI I2C STATUS, r0 WAIT1 \$0, r0 ; send address low byte ST I2C TX BUFFER, r3 LDI I2C\_CMD\_TXD\_ACK, r0 ST I2C CMD, r0 LDI I2C STATUS, r0 WAIT1 \$0, r0 ; send data byte ST I2C TX BUFFER, r6 LDI I2C\_CMD\_TXD\_ACK, r0 ST I2C CMD, r0 LDI I2C STATUS, r0 WAIT1 \$0, r0 ; send stop LDI I2C CMD STOP, r0 ST I2C CMD, r0 LDI I2C STATUS, r0 WAIT1 \$0, r0

#### <span id="page-31-0"></span>**A/B/Z Encoder Interface**

#### <span id="page-31-1"></span>**Overview**

The TMC8100 offers a timer block with 32-bit position counter with programmable input decoder supporting incremental (quadrature) encoder signals.

#### <span id="page-31-2"></span>**Main Features**

- 32-bit position counter
- Programmable input decoder supporting A/B/Z, x1, x2, CW/CCW, STEP/DIR
- Decoder output for synchronization of external devices (with programmable pulse length)
- Programmable input filter and sampling frequency
- Programmable position counter reset on Z-channel and/or HOME switch event (once/always, programmable)
- 32-bit position capture register
- Capture encoder counter value on Z-channel/HOME switch event (once/always)
- 2x 32-bit compare register for output waveform based on position counter value
- Output pulse generation with programmable length (16-bit counter)

#### <span id="page-31-3"></span>**Functional Description**

The TMC8100 contains a 32-bit counter with quadrature decoder for incremental encoder with A/B channel and optional Z channel. These encoder inputs are available as alternate functions of the DIRECT\_IN pins. The matrix must be programmed accordingly to use these inputs. The encoder inputs must pass an optional filter with programmable sample rate before decoding and the main 32-bit encoder counter is incremented or decremented accordingly. The decoder supports quadrature (x4) decoding for the standard incremental encoder A and B channel signals and several other codes too (x1, x2, CW/CCW, PULSE/DIR). The encoder counter can be captured and/or reset to its start value depending on a programmable signal pattern in case of an Z channel event or an external trigger signal. This signal input has its own optional filter and programmable sample rate and can be used as single trigger source for capturing the encoder counter value or in combination with the Z channel event. The same trigger options are available for resetting the encoder counter to its programmable start value. Both capture and reset events can be enabled and accepted continuously or just once. This can be used for homing with reset and/or capture of encoder value once the home position is reached. Also, more complex homing operations are supported, example, as soon as the home switch gets activated, the next encoder Z channel event defines the precise home position (usually more precise than a mechanical home switch). The definition of a Z channel event is fully programmable (rising or falling edges of one of the A/B or Z channel can be selected while the other channels are either ignored, low, or high, for full flexibility.

For the 32-bit encoder counter, an upper wraparound limit can be defined. This way cyclic counting, example, adjusted to one motor turn is supported.

For synchronization of external devices, the encoder counter offers two programmable outputs. The decoder output (DECODER\_OUT) generates one pulse with programmable length for each encoder counter increment or decrement. The additional compare output signal (COMPARE\_OUT) can be configured to generate a high signal of programmable length in case the compare registers 0 and 1 are less or equal or greater than the encoder counter value.

Input and output polarities of all signals are programmable through the GPIO and DIRECT\_IN matrix.



<span id="page-32-2"></span>*Figure 16. A/B/N Encoder Interface Block Diagram*

#### <span id="page-32-0"></span>**x1 Code Incremental Encoder Input**

With x1 incremental code, the encoder position counter is incremented at the rising edge of channel A in case channel A is leading and decremented at the falling edge of channel A if channel B is leading.



#### <span id="page-32-1"></span>**x2 Code Incremental Encoder Input**

With x2 incremental code, the encoder position counter is incremented at both edges of channel A in case channel A is leading and decremented at both edges of channel A if channel B is leading.



#### <span id="page-33-0"></span>**x4 Code, A/B Incremental Encoder Input**

With x4 incremental code, the encoder position counter is incremented at both edges of channel A and both edges of channel B in case channel A is leading, and decremented at both edges of channel A and both edges of channel B if channel B is leading. An additional channel N(neutral) or Z(zero) can be used to indicate zero/null position within one rotation of the encoder. A pulse on this channel can be directly indicating zero position (example, rising or falling edge) or just qualify a rising or falling edge on channel A or B as null/zero position.



Code example for A/B/N incremental encoder:



#### <span id="page-33-1"></span>**CW and CCW Incremental Input**

With this decoder configuration, different signals are used for counting up/clock-wise (cw) counting and counting down/counter-clock-wise (ccw) counting of the encoder position counter.

#### <span id="page-33-2"></span>**PULSE/DIR Incremental Input**

With this configuration, different signals are used for counting up/down and for direction control. The encoder position counter either counts up or counts downwards with each pulse/step depending on polarity of the direction input.

### Universal Encoder Bus Controller **TMC8100**

#### <span id="page-34-1"></span><span id="page-34-0"></span>**Appendix Commands**

The protocol engine inside the TMC8100 contains a programmable state machine. The architecture and command set are optimized for the specific purpose of converting serial data into parallel and vice versa. This way, synchronous and asynchronous bit-streams are supported with up-to 16 Mbit/s (with 128 MHz core clock frequency and eight times oversampling). The protocol engine offloads the motion controller or main general-purpose microcontroller from this conversion task, and in contrast to fully hardware-based solutions, offers a high degree of flexibility for current protocol implementations, customization, and future protocol extensions.

The protocol engine accepts a set of 16-bit wide commands while operating on 8-bit data. The command execution pipeline includes two fetch stages and one decode/execute stage. An additional write-back stage offers a bypass to reduce pipeline delays. A 12-bit program counter selects the next address from the 2048 x 16 on-chip program memory. For program branches, conditional and unconditional jumps are supported. While most instructions are executed in one clock cycle, branch instructions usually require three cycles as the command pipeline must be refilled. Nevertheless, to be able to use the otherwise empty slots after a taken branch, delayed jumps are supported. For delayed jumps, the two instructions after the jump are always executed before continuing at the jump target address. A hardware stack with eight entries supports nested subroutines with call/return instructions. Also, for small command loops with known number of cycles, hardware loopbacks with integrated instruction cache are available for loop unrolling without any instruction overhead or pipeline delay.

The load/store architecture operates on 8x 8-bit general-purpose registers. In addition, there are a number of flag registers and system registers available for accessing several timers/counters and the CRC unit integrated into the core. For the main purpose of serial/parallel data conversion, several shift and bit tests and manipulate commands are available that can be linked to timer/clock events to synchronize command processing to the serial bit stream.

To ensure highly deterministic program execution times, each instruction contains a conditional execution flag (instruction basically requires the same time whether executed or not) and there are no interrupts. Nevertheless, in combination with the core timer, block timeouts are supported while processing the data stream.

#### <span id="page-34-2"></span>**Overview**



#### <span id="page-34-3"></span>**Program Flow Control**

### Universal Encoder Bus Controller TMC8100

HALT HALT HALT Stop program counter (do not use during regular program flow).

<addr> immediate 11-bit address value 0...2047

<bit> bit within one byte 0...7

<reg> any general purpose register 0...7





#### <span id="page-35-0"></span>**Load/Store/Move Operations**



<addr> immediate (part of the instruction word) 8-bit data memory/peripheral address 0...255

<data> immediate (part of the instruction word) 8-bit data 0...255








# **Set/Clear/Move Individual Bits**



<bit>: bit within register byte 0...7

<regy>, <regz>: any general purpose register 0...7





# **Arithmetic and Logic Operations**



# **Compare and Test Operations**





<regx>, <regy>, <regz>: any general purpose register

<bit>: bit within byte 0...7



# **Shift Operations**



<reg>: any general purpose register 0...7









# **JA/JC (Jump Always/Jump Conditionally)**

# **Operation:**

Jump always (JA) or jump conditionally (JC) to immediate program memory address. The immediate address is always the address of an instruction word (16-bit) in program memory (either bootloader ROM or program memory SRAM). Execution of the instruction itself requires one clock cycle. In case the jump is taken, there is an additional pipeline delay of two clock cycles before the instruction at the specified jump target program memory address is executed.

Assembler Syntax:

JA <addr>

JC <addr>

<addr>: program memory address (jump target) 0..2047

# **Instruction Format:**



c: condition flag

- 0: Always execute jump instruction/jump always (JA)
- 1: Execute jump instruction in case flag is '1'/jump conditionally (JC)

addr[10:0] immediate address of jump target instruction. Specifies any instruction within 2Kx16 (4KB) program memory area 0...2047.

**Example:**

```
...
CLK DIN = $4a...
WAIT_FOR_PLL:
  LD CLK_DIN, r0
   NOP
   TEST1 $7, r0
   JC WAIT_FOR_PLL
```
In this example, the jump back to the start of the loop takes place in case the TEST1 instruction immediately before the JC instruction is successful and the flag bit is set. The assembler supports symbolic names for jump addresses and calculates the address automatically (in this case "WAIT\_FOR\_PLL"). Note the ':' behind the placeholder for the address - indicating that the current program memory address is assigned to this placeholder instead of a value.

# **JFA/JFC (Jump Fast Always/Jump Fast Conditionally)**

# **Operation:**

Jump fast always (JFA) and jump fast conditional (JFC) to immediate program memory address. The immediate address is always the address of an instruction word (16-bit) in program memory (either bootloader ROM or program memory SRAM). Execution of the instruction itself requires one clock cycle. The next two instructions located immediately after the jump instruction in the program code are always executed (whether the jump is taken or not). This way, no additional wait cycles are necessary in case the jump is taken.

# **Assembler Syntax:**

JFA <addr>

 $JFC <$ addr>

<addr>: program memory address (jump target) 0..2047

# **Instruction Format:**



C: condition flag

- 0: Always execute jump instruction/jump fast always (JFA)
- 1: Execute jump instruction in case flag is '1'/jump fast conditionally (JFC)

addr[10:0] immediate address of jump target instruction. Specifies any instruction within 2Kx16 (4KB) program memory area 0…2047.

**Example:**

```
...
GPIO_OUT = $40...
WAIT:
 LDI %0101 0101, r0
 ST GPIO OUT, r0
  JFA WAIT
 LDI %1010 1010, r0
  ST GPIO OUT, r0
```
In this example, the jump back to the start of the loop always takes place. The two instructions after the JFA WAIT command at the end of the example code snippet are executed before the first instruction at the start of the loop is executed again. The code sequence results in toggling of the GPIO outputs (01010101  $\rightarrow$  10101010  $\rightarrow$  01010101  $\rightarrow$  ...). The assembler supports symbolic names for jump addresses and calculates the address automatically (in this case "WAIT"). Note the ':' behind the placeholder for the address - indicating that the current program memory address is assigned to this placeholder instead of an explicitly assigned value.

# **CALL (Call Subroutine)**

# **Operation:**

Branch to subroutine. The immediate address is always the address of an instruction word (16-bit) in the program memory (either bootloader ROM or program memory SRAM). Execution of the instruction itself requires one clock cycle. For the unconditional CALL command, the next two instructions located immediately after the CALL instruction in the program code are always executed before the program jump takes place. This way, no additional wait cycles are necessary. For the conditional CCALL instruction, there is an additional delay of two clock cycles automatically inserted before the instruction at the specified branch target program memory address is executed. In case the branch is taken, the return address (the address of the instruction immediately after the CALL instruction) is stored on a return stack. The dedicated return stack avoids any additional clock cycles required otherwise for memory access to store the return address. The return stack offers a maximum of eight entries. This limits the number of nested branches to subroutines (call of another subroutine within a subroutine) to 8.

#### **Assembler Syntax:**

CALL <addr>

CCALL <addr>

<addr>: program memory address (start of subroutine) 0…2047

#### **Instruction Format:**



C: condition flag

- 0: Always execute call instruction/branch to subroutine (CALL)
- 1: Execute call instruction/branch to subroutine in case flag is '1'/(CCALL)

addr[10:0] immediate address of branch target instruction. Specifies any instruction within 2Kx16 (4KB) program memory area 0…2047.

#### **Example:**

```
...
GPIO OUT = $40 ; 0100_0000
GPIO IN = $40...
CALL TOGGLE_GPIO
NOP
NOP
...
TOGGLE_GPIO:
  LD GPIO_IN, r0
  LDI $ff, r1
  RSUB
  XOR r0, r1, r0
  ST GPIO OUT, r0
```
In this example, the program branch/call of the subroutine TOGGLE GPIO always takes place. The two NOP instructions immediately following the CALL instruction in program code are executed before the first instruction of the subroutine LD GPIO\_IN, r0 is executed. At the end of the subroutine, the RSUB command initiates a jump back to the calling routine. The two instructions after the RSUB command (XOR ...) are still executed before the first NOP instruction immediately following the CALL instruction in the main function is executed.

The assembler supports symbolic names for jump addresses and calculates the address automatically (in this case "TOGGLE\_GPIO"). Note the ':' behind the placeholder for the address - indicating that the current program memory address is assigned to this placeholder instead of an explicitly assigned value.

# **RSUB (Return from Subroutine)**

# **Operation:**

Return from subroutine. This command does not require any parameter. Instead, the branch target address is taken from the top of the hardware return stack. Execution of the instruction itself requires one clock cycle. For the unconditional RSUB command, the next two instructions located immediately after the RSUB instruction in the program code are executed before the instruction at the branch target address is executed. This way, no additional wait cycles are necessary for the jump back. For the conditional RSUB instruction, two idle clock cycles are inserted automatically before the instruction at the branch target is executed.

#### **Assembler Syntax:**

**RSUB** 

**CRSUB** 

#### **Instruction Format:**



C: condition flag

- 0: Always execute instruction/return from subroutine (RSUB)
- 1: Execute instruction/branch back from subroutine to calling function in case flag is '1'/(CRSUB)

#### **Example:**

```
...
GPIO OUT = $40 ; 0100 0000
GPIO IN = $40...
CALL TOGGLE_GPIO
NOP
NOP
...
TOGGLE_GPIO:
 LD GPIO IN, r0
  LDI $ff, r1
  RSUB
  XOR r0, r1, r0
 ST GPIO OUT, r0
```
In this example, the program branch/call of the subroutine TOGGLE GPIO always takes place. The two NOP instructions immediately following the CALL instruction in program code are executed before the first instruction of the subroutine LD GPIO IN, r0 is executed. At the end of the subroutine, the RSUB command initiates a jump back to the calling routine. The two instructions after the RSUB command (XOR ...) still are executed before the first NOP instruction immediately following the CALL instruction in the main function is executed.

The assembler supports symbolic names for jump addresses and calculates the address automatically (in this case "TOGGLE\_GPIO"). Note the ':' behind the placeholder for the address - indicating that the current program memory address is assigned to this placeholder instead of an explicitly assigned value.

# **REP (Repeat/Initialize Hardware Loop)**

#### **Operation:**

Initialize hardware loop. This command supports loop unrolling in hardware at program execution time to eliminate the additional clock cycles for loop counting and jump back for repeated execution of loop instructions. Traditional loop unrolling at compile time typically increases program length significantly. With loop unrolling in hardware, just the additional command for initialization (REP) is required. Execution of this command takes one clock cycle. The loop starts immediately after this instruction.

During regular program execution, all instructions executed are remembered using a first-in first-out (FIFO) buffer with four entries. This buffer is used for repeated execution of instructions during loop unrolling. Instructions are seamlessly fetched from the FIFO buffer after the loop is executed for the first time avoiding additional clock cycles/overhead for jump back and instruction fetching. There is a hardware counter available that limits the number of loops being executed. A hardware loop may contain up to four instructions (1...4) and supports up-to eight times (1...8) loop execution.

# **Assembler Syntax:**

REP <loops>, <instr>

CREP <loops>, <instr>

<loops>: Loop is repeatedly executed <loops> times (<loops> = 1..8x loop execution).

 $\le$ instr>: Loop consists of  $\le$ instr> subsequent instructions  $(\le$ instr> = 1..4 instructions supported).

#### **Instruction Format:**



loops[2:0]: 1..8 loops are encoded as 0...7

instr[2:0]: 1..4 instructions are encoded as 0...3

C: condition flag

- 0: Always execute instruction/initialize hardware loop (REP)
- 1: Execute instruction/initialize hardware loop in case flag is '1'/(CREP)

#### **Example:**

```
; <wait_flag>
WAIT OVERFLOW TIMER = 6
; <in_flag>
FLAG_IN1_CRC = 5
...
REP 4, 1
; wait for timer overflow and shift in data
SHRI WAIT1SF WAIT OVERFLOW TIMER, FLAG IN1 CRC, r3
REP 8, 1
; wait for timer overflow and shift in data
SHRI WAIT1SF WAIT OVERFLOW TIMER, FLAG IN1 CRC, r4
...
```
In this example, the first SHRI command (shift data bits in) is repeated four times and the second SHRI command eight times. In both cases, just one command is repeatedly executed. Short loops benefit more from hardware loop unrolling as the overhead in software required otherwise for counting loops and jumping back dominates loop execution time.

# **WAIT0/WAIT1 (Wait with Program Execution)**

#### **Operation:**

Wait with further program execution until register bit (example, status flag) of peripheral register connected to data bus has changed to zero (WAIT0) or one (WAIT1). In case the specified bit is already zero/one, execution of the instruction takes just one clock cycle. Otherwise, the specified register is read during each clock cycle and checked for the status of the bit within this register. As soon as the bit has changed, program execution continues. This instruction can be used to synchronize program execution to external signals, serial data received, or timer events.

# **Assembler Syntax:**

WAIT0 <br/> <br/>hit>, <reg>

CWAIT0 <br/>bit>, <reg>

WAIT1 <bit>, <reg>

CWAIT1 <br/>bit>, <reg>

<bit>: bit within byte that is monitored (0…7)

 $\leq$ reg>: register (0...7) with address of peripheral register (0...255)

# **Instruction Format WAIT0:**



#### **Instruction Format WAIT1:**



c: condition flag

- 0: Always execute instruction/wait
- 1: Execute instruction/wait in case flag is '1'/(CWAIT0/1)

#### **Example:**

```
...
UART0_BUFFER = $08
UART0_STATUS = $0b
...
LDI UARTO STATUS, r2
WAIT1 $0, r2
LD UARTO BUFFER, r1
...
```
In this example, the address of the UART0 status register (UART0 STATUS) is loaded into register r2. Program execution waits until bit 0 of the status register gets one (byte received). Immediately afterwards, data byte received is read out from the UART0 receive buffer register (UART0\_BUFFER).

# **WAIT0SF/WAIT1SF (Wait with Program Execution)**

# **Operation:**

Wait with further program execution until selected system flag <wait flag> has turned to zero (WAIT0) or one (WAIT1). In case the specified system flag is already zero/one, execution of the instruction takes just one clock cycle. Otherwise, the specified flag is read during each clock cycle and status/value is checked. As soon as the flag has changed, the specified action <wait\_ctrl> is initiated and program execution continues without any further delay. This instruction can be used to synchronize program execution to external signals or timer events.

# **Assembler Syntax:**

WAIT0SF <wait\_flag>, <wait\_ctrl>

CWAIT0SF <wait\_flag>, <wait\_ctrl>

WAIT1SF <wait\_flag>, <wait\_ctrl>

CWAIT1SF <wait\_flag>, <wait\_ctrl>





#### **Instruction Format (WAIT0SF):**



#### **Instruction Format (WAIT1SF):**



C: condition flag

- 0: Always execute instruction/wait
- 1: Execute instruction/wait in case flag is '1'/(CWAIT0SF/CWAIT1SF)

# **Example:**



WAIT  $IN2 = 2$ WAIT  $IN3 = 3$ WAIT OVERFLOW COUNTER = 4 WAIT OVERFLOW PULSE = 5 WAIT\_OVERFLOW\_TIMER = 6 NO\_WAIT = 7 ; <wait ctrl> WAIT NO ACTION = 0 WAIT START TIMER =  $1$ WAIT STOP TIMER =  $2$ WAIT\_IN0\_INC\_PULSE = 4 WAIT IN1 INC PULSE = 5 WAIT IN2 INC PULSE = 6 WAIT\_IN3\_INC\_PULSE = 7 ... WAIT0SF WAIT\_IN1, WAIT\_START\_TIMER ...

Wait for rising edge  $(0 \rightarrow 1)$  on DIRECT\_IN[1] (WAIT\_IN1) and then start timer (WAIT\_START\_TIMER).

# **NOP (No Operation)**

#### Operation:

No operation. This command does not require any parameter and executes in one clock cycle. Note: NOP and the conditionally executed CNOP instruction have the same effect on program execution.

Assembler Syntax:

NOP

**CNOP** 

Instruction Format:



c: condition flag

- 0: Always execute instruction
- 1: Execute instruction in case flag is '1'/(CNOP)

Example:

```
...
STATUS = $4c
...
LD STATUS, r0
NOP
TEST1 $2, r0
...
```
In this example, the contents of a peripheral status register are copied into register r0. As this requires one additional clock cycle, a NOP instruction is inserted before the register contents are available and can be tested with the TEST1 instruction.

# **HALT (Stop Program Execution)**

Operation:

This instruction is automatically inserted into the instruction pipeline in case the execution stage is waiting for some event. The execution of this instruction takes one clock cycle but in contrast to the NOP instruction, the program counter is not incremented. Therefore, this instruction should not be used within regular program code.

Assembler Syntax:

HALT

CHALT

Instruction Format:



c: condition flag

- 0: Always execute instruction
- 1: Execute instruction in case flag is '1'/(CHALT)

# **LD (Load Data from Immediate Address)**

# **Operation:**

Load value from data memory or peripheral register through data bus into processor register. The data memory/peripheral register address is part of the instruction word. Any processor register can be selected as target register. The execution of this instruction takes one clock cycle. Note that the selected value is not immediately available after execution of this command. It requires one more clock cycle before the value is available in the processor register for further processing due to the data memory pipeline.

# **Assembler Syntax:**

LD <addr>, <reg>

CLD <addr>, <reg>

<addr>: data memory/peripheral register address 0…255

<reg>: target register 0...7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute LD instruction in case flag is '1'/load conditionally (CLD)

addr[7:0] immediate data memory/peripheral register address. Specifies any location within 256 byte data memory area 0...255.

#### **Example:**

```
STATUS = $4c...
LD STATUS, r0
NOP
TEST1 $2, r0 
...
```
In this example, the contents of the system status register are loaded into processor register 0. A NOP instruction is inserted immediately afterwards before the contents of the register 0 is accessed and tested.

#### **Example:**

```
; gpio
GPIO0_ALT1_FUNCTION = $44
GPIO OUT ENABLE = $45...
LD GPIO0_ALT1_FUNCTION, r0
LD GPIO OUT ENABLE, r1
SET $0, r0, r0
CLR $5, r1, r1
ST GPIO0 ALT1 FUNCTION, r0
ST GPIO OUT ENABLE, r1
...
```
In this second example, the content of GPIO0 alternate function register is loaded into register 0 and the contents of the GPIO output enable register into register 1 before both registers are modified. Note that both registers are loaded with one clock cycle delay before the new contents of the registers are accessed. By rearranging instructions, it is possible to fill the gap with a "useful"/required instruction instead of inserting a NOP.

# **ST (Store Data at Immediate Address)**

# **Operation:**

Store register value at data memory location or peripheral register. The data memory/peripheral register address is part of the instruction word. Any processor register can be selected as source register. The execution of this instruction takes one clock cycle.

# **Assembler Syntax:**

ST <addr>, <reg>

CST <addr>, <req>

<addr>: data memory/peripheral register address 0...255 of target

<reg>: source register 0...7

# **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute ST instruction in case flag is '1'/load conditionally (CST)

addr[7:0] immediate data memory/peripheral register address. Specifies any location within 256 byte data memory area 0…255.

#### **Example:**

```
; gpio
GPIO0_ALT1_FUNCTION = $44
GPIO OUT ENABLE = $45...
LD GPIO0 ALT1 FUNCTION, r0
LD GPIO OUT ENABLE, r1
SET $0, r0, r0
CLR $5, r1, r1
ST GPIO0 ALT1 FUNCTION, r0
ST GPIO OUT ENABLE, r1
...
```
In this example, the contents of GPIO0 alternate function register are loaded into register 0 and the contents of the GPIO output enable register into register 1 before both registers are modified. Both registers are loaded with one clock cycle delay before the new contents of the registers are accessed. By rearranging instructions, it is possible to fill the gap with a "useful"/required instruction instead of inserting a NOP. At the end of the example, both registers r0 and r1 are copied to peripheral register locations (r0  $\rightarrow$  GPIO\_ALT1\_FUNCTION, r1  $\rightarrow$  GPIO\_OUT\_ENABLE).

# **LDI (Load Immediate Data)**

#### **Operation:**

Load immediate 8-bit value (part of the instruction) into processor register. Any processor register can be selected as target register. The execution of this instruction takes one clock cycle. Due to the write-back stage, the value is immediately available for further processing in the next clock cycle/with the next instruction.

#### **Assembler Syntax:**

LDI <data>, <reg>

CLDI <data>, <reg>

<data>: immediate data value 0...255 (part of the instruction word)

<reg>: processor target register 0...7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute LDI instruction in case flag is '1'/load conditionally (CLDI)

data[7:0] immediate data value 0...255.

reg[2:0] processor register

#### **Example:**

```
UART0_CTRL = $0b
...
; 8x sampling, filter, autobaud enable, message size = 0
LDI %0000 0101, r1
ST UART0_CTRL, r1
...
```
In this example, the peripheral control register of UART0 is initialized with a constant value.

# **LDR (Load Data from Register Address)**

# **Operation:**

Load value from data memory/peripheral register at address taken from processor register into target register. Any general-purpose processor register can be selected as register with address value and as target register. The execution of this instruction takes one clock cycle. Note that the data transfer from data memory to processor register takes another clock cycle due to the data memory access pipeline. Therefore, the value from data memory/peripheral register is available with one cycle delay in the target register for further processing.

# **Assembler Syntax:**

LDR <regy>, <regz>

CLDR <regy>, <regz>

<regy>: general purpose register with data memory address location 0...7

<regz>: general purpose target register 0...7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute LDR instruction in case flag is '1'/load conditionally (CLDR)

#### **Example:**

```
...
DATA MEM BASE = $CO ; data memory start address
...
LDI DATA MEM BASE, r3
LDR r3, r0
LDI $02, r1
ADD r0, r1, r2
```
In this example, the start address of the data memory is stored in register r3. With the next LDR instruction, the value stored at this address is loaded into register r0. A constant value (\$02) is then loaded into register r1, filling in also the additional cycle required until the value from memory is available in the register set for further processing. Finally, the constant value and the value loaded from data memory are added and the result is stored in register r2.

# **STR (Store Data at Register Address)**

#### **Operation:**

Store contents of processor register in data memory or peripheral register at address given in another processor register. Any general-purpose processor register can be selected as source register and address register. The execution of this instruction takes one clock cycle. Note that the data transfer from the processor to data memory or peripheral block takes another clock cycle due to the data memory access pipeline.

#### **Assembler Syntax:**

STR <regy>, <regz>

CSTR <regy>, <regz>

<regy>: general purpose register 0...7 with data memory or peripheral register address (0...255)

<regz>: general purpose register 0...7 with source data value

# **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute LDR instruction in case flag is '1'/load conditionally (CLDR)

#### **Example:**

```
...
DATA MEM BASE = $CO; data memory start address
...
LDI DATA_MEM_BASE, r0
LDI $05, r1
STR r0, r1
...
```
In this example, the start address of the data memory is stored in register r0 and a constant value (\$05) into register r1. With the final STR command, this constant value in register r1 is stored in the data memory block (with the address taken from processor register r0).

# **LDS (Load Data from System Register)**

# **Operation:**

Load value from system register into processor register. Any readable system unit register is supported as source register. Any general-purpose processor register can be selected as target.

# **Assembler Syntax:**

LDS <system\_unit>, <system\_reg>, <reg>

CLDS <system\_unit>, <system\_reg>, <reg>

<system\_unit>: system unit 0...7

<system\_reg>: system register 0...7 in system unit selected

<reg>: general purpose processor register 0...7



# **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute STS instruction in case flag is '1'/load conditionally (CSTS)

#### **Example:**

```
...
; system unit
SYSTEM_CRC = $2
...
; system crc unit
SYSTEM CRC RESULT0 R = $0...
LDS SYSTEM_CRC, SYSTEM_CRC_RESULT0_R, r0
...
```
In this example, the result from the CRC calculation in system register SYSTEM\_CRC\_RESULT0 of the CRC unit is loaded into the general-purpose processor register r0.

# **STS (Store Data in System Register)**

# **Operation:**

Store value from processor register in system register. Any general-purpose processor register can be used as source register. Any writable system register is supported as target.

# **Assembler Syntax:**

STS <reg>, <system\_unit>, <system\_reg>

CSTS <reg>, <system\_unit>, <system\_reg>

<reg>: general purpose processor register 0...7

<system\_unit>: system unit 0...7

<system\_reg>: system register 0...7 in selected system unit



#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute STS instruction in case flag is '1'/load conditionally (CSTS)

# **Example:**

...

```
...
; system register
SYSTEM TIMER = $1
```

```
; system timer unit
SYSTEM_TIMER_CTRL_W = $5
...
LDI 1, r0 ; enable counter
STS r0, SYSTEM_TIMER, SYSTEM_TIMER_CTRL_W
...
```
With the first instruction, a constant value is loaded into the general-purpose processor register r0. With the second instruction, this value is then stored in the timer control register SYSTEM\_TIMER\_CTRL\_W of the system timer unit SYSTEM\_TIMER.

# **SET (Set Register Bit)**

# **Operation:**

Set selected bit 0…7 (one bit) of source register value to '1' and store result in destination register. Any general-purpose register can be selected as source and destination register. The contents of the destination register are overwritten while the content of the source register remains untouched. The execution of this instruction takes one clock cycle. Due to the write-back stage, the modified target register can be already used as source for the next instruction during the next clock cycle.

# **Assembler Syntax:**

SET <br/>bit>, <regy>, <regz>

CSET <br/>bit>, <regy>, <regz>

<bit>: bit within register 0...7

<regy>: processor source register 0…7

<regz>: processor destination register 0…7

# **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute SET instruction in case flag is '1'/load conditionally (CSET)

#### **Example:**

```
...
SET $2, r0, r3
...
```
In this example, bit 2 of processor register r0 is set to '1' and the result is written back to register r3.

# **CLR (Clear Register Bit)**

# **Operation:**

Clear selected bit 0...7 (one bit) of source register value to '0' and store result in destination register. Any general-purpose register can be selected as source and destination register. The contents of the destination register are overwritten while the contents of the source register remain untouched. The execution of this instruction takes one clock cycle. Due to the write-back stage, the modified target register can be used already as source for the next instruction during the next clock cycle.

# **Assembler Syntax:**

CLR <br/>bit>, <regy>, <regz>

CCLR <bit>, <regy>, <regz>

<bit>: bit within register 0...7

<regy>: processor source register 0...7

<regz>: processor destination register 0...7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute CLR instruction in case flag is '1'/load conditionally (CCLR)

# **Example:**

```
...
CLR $3, r0, r0
...
```
In this example, bit 3 of the content of general-purpose processor register r0 is cleared/set to '0' and the result is written back into register r0, overwriting the contents of r0.

# **SFSET (Set System Register Bit)**

# **Operation:**

Wait with further program execution until selected system flag has turned to zero (WAIT0SF) or one (WAIT1SF). In case the specified wait flag is already zero/one, execution of the instruction takes just one clock cycle. Otherwise, the specified wait flag is read during each clock cycle and status/value is checked. As soon as the flag has changed, the specified bit <bit> within the specified system flag register <flag\_reg> is set to '1' and program execution continues. This instruction can be used to synchronize flag modification and further program execution to external signals or timer events.

# **Assembler Syntax:**

SFSET WAIT0SF <wait\_flag>, <flag\_reg>, <br/> <br/> <br/> <br/> </a>

CSFSET WAIT0SF <wait\_flag>, <flag\_reg>, <bit>

SFSET WAIT1SF <wait\_flag>, <flag\_reg>, <bit>

CSFSET WAIT1SF <wait\_flag>, <flag\_reg>, <bit>

<wait\_flag>: bit within register 0...7

<flag\_reg>: system flag register 0...7

<bit>: bit within system register 0...7





# **Instruction Format (SFSET WAIT0SF):**



c: condition flag

- 0: Always execute instruction
- 1: Execute SFSET instruction in case flag is '1'/set conditionally (CSFSET)

Example:

```
...
SFSET WAIT0SF NO_WAIT, 0, 1
...
```
In this example, DIRECT\_OUT[1] is set to '1'

# **SFCLR (Clear System Register Bit)**

# **Operation:**

Wait with further program execution until selected system flag has turned to zero (WAIT0SF) or one (WAIT1SF). In case the specified wait flag is already zero/one, execution of the instruction takes just one clock cycle. Otherwise, the specified wait flag is read during each clock cycle and status/value is checked. As soon as the flag has changed, the specified bit <bit> within the specified system flag register <flag\_reg> is cleared to '0' and program execution continues. This instruction can be used to synchronize flag modification and further program execution to external signals or timer events.

# **Assembler Syntax:**

SFCLR WAIT0SF <wait\_flag>, <flag\_reg>, <br/> <br/> <br/>t>

CSFCLR WAIT0SF <wait\_flag>, <flag\_reg>, <bit>

SFCLR WAIT1SF <wait\_flag>, <flag\_reg>, <bit>

CSFCLR WAIT1SF <wait\_flag>, <flag\_reg>, <bit>

<wait\_flag>: bit within register 0...7

<flag\_reg>: system flag register 0...7

<bit>: bit within system register 0...7





# **Instruction Format (SFCLR WAIT0SF):**



- 0: Always execute instruction
- 1: Execute SFCLR instruction in case flag is '1'/clear conditionally (CSFCLR)

# **Example:**

```
...
SFCLR WAIT0SF NO_WAIT, 0, 1
...
```
In this example, DIRECT\_OUT[1] is cleared to '0'

# **MOVB0 (Move Bit to Bit 0)**

# **Operation:**

The selected bit of the processor source register is copied to bit 0 (LSB) of the selected processor destination register. The source register remains untouched while for the destination register just bit 0 may be toggled. Any general-purpose register can be selected as source and destination register. The execution of this instruction takes one clock cycle. Due to the write-back stage, the modified destination register can be already used as source for the next instruction during the next clock cycle.

# **Assembler Syntax:**

MOVB0 <br/> <br/>hit>, <regy>, <reg<br/>z>

CMOVB0 <br/> <br/>hit>, <regy>, <reg<br/>z>

<bit>: bit within processor source register 0...7

<regy>: processor source register 0...7

<regz>: processor destination register 0...7

# **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute MOVB0 instruction in case flag is '1'/move bit conditionally (CMOVB0)

#### **Example:**



In this example, bit 2 of processor register r0 overwrites bit 0 (LSB) of processor register r1.

# **MOVB7 (Move Bit to Bit 7)**

# **Operation:**

The selected bit of the processor source register is copied to bit 7 (MSB) of the selected processor destination register. The source register remains untouched while for the destination register just bit 7 may be toggled. Any general-purpose register can be selected as source and destination register. The execution of this instruction takes one clock cycle. Due to the write-back stage, the modified destination register can be already used as source for the next instruction during the next clock cycle.

# **Assembler Syntax:**

MOVB7 <br/> <br/>hit>, <regy>, <reg</r>g>

CMOVB7 <br/> <br/>bit>, <regy>, <reg<br/>z>

<bit>: bit within processor source register 0...7

<regy>: processor source register 0...7

<regz>: processor destination register 0...7

# **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute MOVB7 instruction in case flag is '1'/move bit conditionally (CMOVB7)

**Example:**



In this example, bit 2 of processor register r0 overwrites bit 7 (MSB) of processor register r1.

# **MOVCRC (Move Bit to CRC Unit**

#### **Operation:**

The selected bit of the processor source register is copied to the serial input stream of the CRC unit for CRC checksum calculation. The source register remains untouched. Any general-purpose register can be selected as source register. The execution of this instruction takes one clock cycle.

#### **Assembler Syntax:**

MOVCRC <bit>, <reg>

CMOVCRC <br/> <br/>bit>, <reg>

<bit>: bit within processor source register 0...7

<reg>: processor register 0...7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute MOVCRC instruction in case flag is '1'/move bit conditionally (CMOVCRC)

# **Example:**

```
...
LDI %0000_0100, r0 ; sync code
MOVCRC 0, r0
MOVCRC 1, r0
MOVCRC 2, r0
...
```
In this example, bit 0, bit 1, and bit 2 are copied to the serial input stream of the CRC unit for CRC checksum calculation (one after the other).

# **MOVNCRC (Move Inverted Bit to CRC Unit)**

#### **Operation:**

The selected bit of the processor source register is inverted and then copied to the serial input stream of the CRC unit for CRC checksum calculation. The source register remains untouched. Any general-purpose register can be selected as source register. The execution of this instruction takes one clock cycle.

#### **Assembler Syntax:**

MOVNCRC <br/>bit>, <reg>

CMOVNCRC <br/> <br/>bit>, <reg>

<bit>: bit within processor source register 0...7

<reg>: processor register 0...7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute MOVNCRC instruction in case flag is '1'/move bit conditionally (CMOVNCRC)

# **Example:**

... MOVNCRC 0, r0 ...

In this example, bit 0 of processor register r0 is copied to the serial input stream of the CRC unit for CRC checksum calculation.

# **MOVF (Move Flag to Register Bit)**

# **Operation:**

The status flag is copied to the specified bit of the destination register. The flag itself remains untouched. The destination register contents also remains untouched apart from the bit specified that may toggle. The execution of this instruction takes one clock cycle. Due to the write-back stage, the modified destination register can be already used as source for the next instruction during the next clock cycle.

# **Assembler Syntax:**

MOVF <br/>bit>, <reg>

CMOVF <br/>bit>, <reg>

<bit>: bit within processor destination register 0...7

<reg>: processor destination register 0...7

# **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute MOVF instruction in case flag is '1'/move bit conditionally (CMOVF)

#### **Example:**

```
...
COMP EQ r0, r1
MOVF 2, r2
...
```
In this example, processor registers r0 and r1 are compared. In case contents of r0 and r1 are equal, the status flag is set. The status bit is then copied to bit 2 of the destination register r2.

# **MOVNF (Move Inverted Flag to Register Bit)**

#### **Operation:**

The inverted value of the status flag is copied to the specified bit of the destination register. The flag itself remains untouched. The destination register contents also remains untouched apart from the bit specified that may toggle. The execution of this instruction takes one clock cycle. Due to the write-back stage, the modified destination register can be already used as source for the next instruction during the next clock cycle.

# **Assembler Syntax:**

MOVNF <br/>bit>, <reg>

CMOVNF <br/>bit>, <reg>

<bit>: bit within processor destination register 0...7

<reg>: processor destination register 0...7

# **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute MOVNF instruction in case flag is '1'/move bit conditionally (CMOVNF)

#### **Example:**



In this example, processor registers r0 and r1 are compared. In case contents of r0 and r1 are equal, the status flag is set to '1'. The inverted status bit ('0' in case r0 and r1 are equal) is then copied to bit 2 of the destination register r2.

# **AND (Bitwise Logical And)**

# **Operation:**

A logical AND operation is performed bit-by-bit on the corresponding bits of two processor registers and the result is stored in the destination register. The source registers remain untouched while the destination register contents are overwritten with the result value. Any general-purpose register can be selected as source and destination register. The execution of this instruction takes one clock cycle. Due to the write-back stage, the modified destination register can be already used as source for the next instruction during the next clock cycle.

# **Assembler Syntax:**

AND <regx>, <regy>, <regz>

CAND <regx>, <regy>, <regz>

<regx>, <regy>: processor source register 0...7

<regz>: processor destination register 0...7

# **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute AND instruction in case flag is '1'/move bit conditionally (CAND)

#### **Example:**

```
...
LDI %1111_0000, r1
AND r0, r1, r0
...
```
In this example, the lower four bits/nibble of register r0 is set to zero.
#### **OR (Bitwise Logical Or)**

#### **Operation:**

A logical OR operation is performed bit-by-bit on the corresponding bits of two processor registers and the result is stored in the destination register. The source registers remain untouched while the destination register contents are overwritten with the result value. Any general-purpose register can be selected s source and destination register. The execution of this instruction takes one clock cycle. Due to the write-back stage, the modified destination register can be already used as source for the next instruction during the next clock cycle.

#### **Assembler Syntax:**

OR <regx>, <regy>, <regz>

COR <regx>, <regy>, <regz>

<regx>, <regy>: processor source register 0...7

<regz>: processor destination register 0...7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute OR instruction in case flag is '1'/move bit conditionally (COR)

#### **Example:**

```
...
LDI %1111 0000, r1
OR r0, r1, r0
...
```
In this example, the upper four bits/nibble of register r0 is set to one.

#### **XOR (Bitwise Logical Exclusive Or)**

#### **Operation:**

A logical exclusive OR operation is performed bit-by-bit on the corresponding bits of two processor registers and the result is stored in the destination register. The source registers remain untouched while the destination register contents are overwritten with the result value. Any general-purpose register can be selected as source and destination register. The execution of this instruction takes one clock cycle. Due to the write-back stage, the modified destination register can be already used as source for the next instruction during the next clock cycle.

#### **Assembler Syntax:**

XOR <regx>, <regy>, <regz>

CXOR <regx>, <regy>, <regz>

<regx>, <regy>: processor source register 0...7

<regz>: processor destination register 0...7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute XOR instruction in case flag is '1'/move bit conditionally (CXOR)

#### **Example:**

```
...
LDI %1111_0000, r1
XOR r0, r1, r0
...
```
In this example, the upper four bits/nibble of register r0 is inverted.

#### **NOT (Bitwise Inversion)**

#### **Operation:**

The value of the source register is inverted, and the result stored in the destination register. The source register remains untouched while the destination register contents are overwritten with the result value. Any general-purpose register can be selected as source and destination register. The execution of this instruction takes one clock cycle. Due to the writeback stage, the modified destination register can be already used as source for the next instruction during the next clock cycle.

#### **Assembler Syntax:**

NOT <regy>, <regz>

CNOT <regy>, <regz>

<regy>: processor source register 0...7

<regz>: processor destination register 0...7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute NOT instruction in case flag is '1'/move bit conditionally (CNOT)

#### **Example:**

```
...
LDI $37, r0
NOT r0, r1
...
```
In this example, the value in register r0 (\$37) is inverted and the result (\$c8) written to destination register r1.

#### **REV (Reverse Bit Order)**

#### **Operation:**

The order of bits from the source register is reversed (bit7  $\rightarrow$  bit0, bit6  $\rightarrow$  bit1, ...) and the result stored in the destination register. The source register remains untouched while the destination register contents are overwritten with the result value. Any general-purpose register can be selected as source and destination register. The execution of this instruction takes one clock cycle. Due to the write-back stage, the modified destination register can be already used as source for the next instruction during the next clock cycle.

#### **Assembler Syntax:**

REV <regy>, <regz>

CREV <regy>, <regz>

<regy>: processor source register 0…7

<regz>: processor destination register 0...7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute REV instruction in case flag is '1'/reverse bits conditionally (CREV)

#### **Example:**

```
...
LDI $37, r0
REV r0, r1
...
```
In this example, the bit order of the value in register r0  $(\$37 = %0011_0111)$  is reversed and the result (\$EC = %1110\_1100) written to destination register r1.

#### **ADD (Add Registers)**

#### **Operation:**

The contents of two registers are added (unsigned), the result is written to the destination register, and the flag is updated with the overflow/carry bit. The two source registers remain untouched while the contents of the destination register and the flag are overwritten with the result. Any general-purpose register can be selected as source and destination register. The execution of this instruction takes one clock cycle. Due to the write-back stage, the modified destination register can be already used as source for the next instruction during the next clock cycle.

#### **Assembler Syntax:**

ADD <regx>, <regy>, <regz>

CADD <regx>, <regy>, <regz>

<regx>, <regy>: processor source register 0…7

<regz>: processor destination register 0…7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute ADD instruction in case flag is '1'/add conditionally (CADD)

#### **Example:**

```
...
LDI $42, r1 
ADD r0, r1, r2
...
```
In this example, \$42 is added to the contents of r0 and the result stored in r2.

#### **SUB (Subtract Registers)**

#### **Operation:**

The value of the register listed as second argument is subtracted from the first register value (both unsigned) and the result is written to the destination register. Standard two's compliment is used for calculation and in case of a negative result, the status flag is set - otherwise cleared. The two source registers remain untouched while the contents of the destination register and the flag are overwritten with the result. Any general-purpose register can be selected as source and destination register. The execution of this instruction takes one clock cycle. Due to the write-back stage, the modified destination register can be already used as source for the next instruction during the next clock cycle.

#### **Assembler Syntax:**

SUB <regx>, <regy>, <regz>

CSUB <regx>, <regy>, <regz>

<regx>, <regy>: processor source register 0...7

<regz>: processor destination register 0...7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute SUB instruction in case flag is '1'/subtract conditionally (CSUB)

#### **Example:**

```
...
LDI $42, r1 
SUB r0, r1, r2
...
```
In this example, \$42 is subtracted from the contents of r0 and the result stored in r2.

#### **INC (Increment Register)**

#### **Operation:**

The value of the register is incremented by one and the result is written to the destination register. In case there is an overflow, the status flag is set - otherwise cleared. The source register remains untouched while the contents of the destination register and the flag are overwritten with the result. Any general-purpose register can be selected as source and destination register. The execution of this instruction takes one clock cycle. Due to the write-back stage, the modified destination register can be already used as source for the next instruction during the next clock cycle.

#### **Assembler Syntax:**

INC <regy>, <regz>

CINC <regy>, <regz>

<regy>: processor source register 0…7

<regz>: processor destination register 0…7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute INC instruction in case flag is '1'/increment conditionally (CSUB)

#### **Example:**

```
...
INC r1, r2
...
```
In this example, register r1 is incremented by one and the result written to register r2.

#### **DEC (Decrement Register)**

#### **Operation:**

The value of the register is decremented by one and the result is written to the destination register. In case there is an underflow, the status flag is set - otherwise cleared. The source register remains untouched while the contents of the destination register and the flag are overwritten with the result. Any general-purpose register can be selected as source and destination register. The execution of this instruction takes one clock cycle. Due to the write-back stage, the modified destination register can be already used as source for the next instruction during the next clock cycle.

#### **Assembler Syntax:**

DEC <regy>, <regz>

CDEC <regy>, <regz>

<regy>: processor source register 0...7

<regz>: processor destination register 0...7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute DEC instruction in case flag is '1'/decrement conditionally (CDEC)

#### **Example:**

```
...
DEC r1, r2
...
```
In this example, register r1 is decremented by one and the result written to register r2.

#### **COMP LT (Compare Registers for Less Than)**

#### **Operation:**

The values of two registers are compared. In case the value of the first parameter register is less than the value of the second parameter register, the status flag is set - otherwise cleared. The source registers remain untouched and just the status flag is overwritten with the result. Any general-purpose register can be selected as source register. The execution of this instruction takes one clock cycle and the updated status flag is available for evaluation with the next instruction/during the next clock cycle.

Exchanging both registers allow for greater equal comparison.

#### **Assembler Syntax:**

COMP LT <regy>, <regz>

CCOMP LT <regy>, <regz>

<regy>, <regz>: processor source registers 0...7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute COMP instruction in case flag is '1'/compare conditionally (CCOMP)

#### **Example:**

```
LOOP:
   ...
   LDI $42, r1
   COMP LT r0, r1
   JC LOOP
   ...
```
In this example, the register contents of r0 are compared to \$42. As long as r0 is less than \$42, the status flag is set and the conditional jump JC back to the LOOP label is executed. As soon as r0 is equal or larger than \$42, the flag is cleared/set to zero and the program jump is not executed.

#### **COMP LE (Compare Registers for Less or Equal)**

#### **Operation:**

The values of two registers are compared. In case the value of the first parameter register is less than or equal to the value of the second parameter register, the status flag is set - otherwise cleared. The source registers remain untouched and just the status flag is overwritten with the result. Any general-purpose register can be selected as source register. The execution of this instruction takes one clock cycle and the updated status flag is available for evaluation with the next instruction/during the next clock cycle.

Exchanging both registers allow for greater than comparison.

#### **Assembler Syntax:**

COMP LE <regy>, <regz>

CCOMP LE <regy>, <regz>

<regy>, <regz>: processor source registers 0...7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute COMP instruction in case flag is '1'/compare conditionally (CCOMP)

#### **Example:**

```
LOOP:
   ...
   LDI $42, r1
   COMP LE r0, r1
   JC LOOP
   ...
```
In this example, the register contents of r0 are compared to \$42. As long as r0 is less than or equal to \$42, the status flag is set and the conditional jump JC back to the LOOP label is executed. As soon as r0 is greater than \$42, the flag is cleared/set to zero and the program jump is not executed.

#### **COMP EQ (Compare Registers for Equal)**

#### **Operation:**

The values of two registers are compared. In case the value of the first parameter register is equal to the value of the second parameter register, the status flag is set - otherwise cleared. The source registers remains untouched and just the status flag is overwritten with the result. Any general-purpose register can be selected as source register. The execution of this instruction takes one clock cycle and the updated status flag is available for evaluation with the next instruction/during the next clock cycle.

#### **Assembler Syntax:**

COMP EQ <regy>, <regz>

CCOMP EQ <regy>, <regz>

<regy>, <regz>: processor source registers 0…7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute COMP instruction in case flag is '1'/compare conditionally (CCOMP)

#### **Example:**

```
LOOP:
   ...
   LDI $42, r1
   COMP EQ r0, r1
   JC LOOP
   ...
```
In this example, the register contents of r0 are compared to \$42. In case r0 is equal to \$42, the status flag is set and the conditional jump JC back to the LOOP label is executed. Otherwise, the flag is cleared/set to zero and program execution continues without the jump.

#### **COMP NE (Compare Registers for Not Equal)**

#### **Operation:**

The values of two registers are compared. In case the value of the first parameter register is different from the value of the second parameter register, the status flag is set - otherwise cleared. The source registers remains untouched and just the status flag is overwritten with the result. Any general-purpose register can be selected as source register. The execution of this instruction takes one clock cycle and the updated status flag is available for evaluation with the next instruction/during the next clock cycle.

#### **Assembler Syntax:**

COMP NE <regy>, <regz>

CCOMP NE <regy>, <regz>

<regy>, <regz>: processor source registers 0…7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute COMP instruction in case flag is '1'/compare conditionally (CCOMP)

#### **Example:**

```
LOOP:
   ...
   LDI $42, r1
   COMP NE r0, r1
   JC LOOP
   ...
```
In this example, the register contents of r0 are compared to \$42. As long as r0 is different from \$42, the status flag is set and the conditional jump JC back to the LOOP label is executed. As soon as r0 is equal to \$42, the flag is cleared/set to zero and program execution continues without the jump.

### **TEST0 (Test Bit for 0)**

#### **Operation:**

Test specified bit of processor register. In case the bit is '0', the status flag is set to '1' - otherwise zero. Any generalpurpose register can be selected as register. The contents of the register remain untouched. The execution of this instruction takes one clock cycle and the updated status flag is available for evaluation with the next instruction/during the next clock cycle.

#### **Assembler Syntax:**

TEST0 <br/> <br/>hit>, <reg>

CTEST0 <br/> <br/>hit>, <reg>

<bit>: bit within processor register 0…7

<reg>: processor source register 0…7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute TEST instruction in case flag is '1'/test bit conditionally (CSET)

#### **Example:**

```
READ_LOOP:
   ...
   INC r5, r5
   TEST0 $3, r5
   JC READ_LOOP
   ...
```
In this example, the contents of register r5 is increased by one and then bit 3 of r5 tested. As long as this bit is still 0, the conditional jump to label READ\_LOOP is executed and loop instruction execution repeated.

#### **TEST1 (Test Bit for 1)**

#### **Operation:**

Test specified bit of processor register. In case the bit is '1', the status flag is set to '1' - otherwise zero. Any generalpurpose register can be selected as register. The contents of the register remain untouched. The execution of this instruction takes one clock cycle and the updated status flag is available for evaluation with the next instruction/during the next clock cycle.

Assembler Syntax:

TEST1 <br/> <br/>hit>, <reg>

CTEST1 <br/> <br/>hit>, <reg>

<bit>: bit within processor register 0…7

<reg>: processor source register 0...7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute TEST instruction in case flag is '1'/test bit conditionally (CSET)

#### **Example:**

```
...
   TEST1 $3, r0
...
```
In this example, bit 3 of r0 is tested. In case this bit is '1', the status flag is set.

#### **SFTEST0 (Test System Register Bit for 0)**

#### **Operation:**

Test specified bit of system flag register. In case the bit/flag is '0', the status flag is set to '1' - otherwise zero. The contents of the system flag register remain untouched. The execution of this instruction takes one clock cycle and the updated status flag is available for evaluation with the next instruction/during the next clock cycle.

#### **Assembler Syntax:**

SFTEST0 <flag\_reg>, <br/> <br/>hit>

CSFTEST0 <flag\_reg>, <bit>

<flag\_reg>: system flag register 0...7

<bit>: bit/flag within system flag register 0...7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute SFTEST instruction in case flag is '1'/test bit/flag conditionally (CSFTEST0)



**Example:**

```
 ...
 SFTEST0 0, $1
  ...
```
In this example, the status flag is set in case DIRECT\_IN[1] is currently zero.

#### **SFTEST1 (Test System Register Bit for 1)**

#### **Operation:**

Test specified bit of system flag register. In case the bit/flag is '1', the status flag is set to '1' - otherwise zero. The contents of the system flag register remain untouched. The execution of this instruction takes one clock cycle and the updated status flag is available for evaluation with the next instruction/during the next clock cycle.

#### **Assembler Syntax:**

SFTEST1 <flag\_reg>, <br/> <br/>hit>

CSFTEST1 <flag\_reg>, <br/> <br/>tbit>

<flag\_reg>: system flag register 0...7

<bit>: bit/flag within system flag register 0…7

#### **Instruction Format:**



c: condition flag

- 0: Always execute instruction
- 1: Execute SFTEST instruction in case flag is '1'/test bit/flag conditionally (CSFTEST0)



**Example:**

```
...
   SFTEST1 0, $1
...
```
In this example, the status flag is set in case DIRECT\_IN[1] is currently one.

#### **SHLO WAIT0SF/WAIT1SF (Wait and Shift Left Out)**

#### **Operation:**

Wait with further program execution until specified system bit/flag (selected with parameter <wait flag>) has changed to zero (WAIT0SF) or one (WAIT1SF). In case the specified bit/flag is already zero/one, execution of the instruction takes just one clock cycle. Otherwise, the specified bit/flag is read during each clock cycle and checked for the status change. As soon as the bit has changed, the specified processor register is shifted to the left by one, the most significant bit of the register (MSB) is shifted out to the specified system flag (<out\_flag>), and program execution continues. At the same time, the system flag is shifted in as new LSB for the specified processor register. This instruction can be used to synchronize parallel-to-serial conversion and transmission of serial data to external signals, serial clock/data received, or internal timer events.

#### **Assembler Syntax:**

SHLO WAIT0SF <wait\_flag>, <out\_flag>, <reg>

CSHLO WAIT0SF <wait\_flag>, <out\_flag>, <reg>

SHLO WAIT1SF <wait\_flag>, <out\_flag>, <reg>

CSHLO WAIT1SF <wait\_flag>, <out\_flag>, <reg>

<wait\_flag>: system wait flag

<out\_flag>: output bit/flag

<reg>: processor register (0…7)

#### **Instruction Format SHLO WAIT0SF:**



#### **Instruction Format SHLO WAIT1SF:**



c: condition flag

- 0: Always execute instruction/wait
- 1: Execute instruction/shift left out in case flag is '1'/(CSHLO)





7 DIRECT\_OUT[3] and CRC unit in

### **Example:**

```
...
WAIT OVERFLOW TIMER = 6
...
FLAG OUT1 = 1...
LDI %0101_0000, r0
REP 4, 1
SHLO WAIT1SF WAIT OVERFLOW TIMER, r0, FLAG OUT1
...
```
In this example, the upper four bits of pattern %0101\_0000 in register r0 are shifted out to DIRECT\_OUT[1] bit-for-bit each time the system timer overflows and wraps around. The REP instruction initializes the hardware loop and makes sure the shift instruction SHLO is repeated four times. The shift instruction SHLO itself then synchronizes shifting to the system timer overflow.

#### **SHLI WAIT0SF/WAIT1SF (Wait and Shift Left In)**

#### **Operation:**

Wait with further program execution until specified system bit/flag (selected with parameter <wait flag>) has changed to zero (WAIT0SF) or one (WAIT1SF). In case the specified bit/flag is already zero/one, execution of the instruction takes just one clock cycle. Otherwise, the specified bit/flag is read during each clock cycle and checked for the status change. As soon as the bit has changed, the specified processor register is shifted to the left by one, the least significant bit of the register (LSB) is shifted in from the specified system flag (<in\_flag>), and program execution continues. The MSB of this register is dropped. This instruction can be used to synchronize serial-to-parallel conversion and capture incoming serial data to external signals, serial clock/data received, or internal timer events.

#### **Assembler Syntax:**

SHLI WAIT0SF <wait\_flag>, <reg>, <in\_flag>

CSHLI WAIT0SF <wait\_flag>, <reg>, <in\_flag>

SHLI WAIT1SF <wait\_flag>, <reg>, <in\_flag>

CSHLI WAIT1SF <wait\_flag>, <reg>, <in\_flag>

<wait\_flag>: system wait flag

<reg>: processor register (0...7)

<in\_flag>: input bit/flag

#### **Instruction Format SHLI WAIT0SF:**



#### **Instruction Format SHLI WAIT1SF:**



c: condition flag

- 0: Always execute instruction/wait
- 1: Execute instruction/shift left in in case flag is '1'/(CSHLI)





#### **Example:**

```
...
WAIT OVERFLOW TIMER = 6
...
FLAGIN1 = 1...
REP 8, 1
; wait for timer overflow and shift in D0..D7
SHLI WAIT1SF WAIT_OVERFLOW_TIMER, r6, FLAG_IN1
...
```
In this example, 8 bits from DIRECT\_IN[1] are shifted into register r6 one after the other each time the system timer wraps around/overflows. The REP instruction initializes the hardware loop and makes sure the shift instruction SHLI is repeated eight times. The shift instruction SHLI itself then synchronizes shifting and serial-to-parallel conversion to the system timer overflow.

#### **SHRO WAIT0SF/WAIT1SF (Wait and Shift Right Out)**

#### **Operation:**

Wait with further program execution until specified system bit/flag (selected with parameter <wait flag>) has changed to zero (WAIT0SF) or one (WAIT1SF). In case the specified bit/flag is already zero/one, execution of the instruction takes just one clock cycle. Otherwise, the specified bit/flag is read during each clock cycle and checked for the status change. As soon as the bit has changed, the specified processor register is shifted to the right by one, the least significant bit of the register (LSB) is shifted out to the specified system signal/flag (<out\_flag>), and program execution continues. At the same time, the system flag is shifted in as new MSB for the specified processor register. This instruction can be used to synchronize parallel-to-serial conversion and transmission of serial data to external signals, serial clock/data received, or internal timer events.

#### **Assembler Syntax:**

SHRO WAIT0SF <wait\_flag>, <reg>, <out\_flag>

CSHRO WAIT0SF <wait\_flag>, <reg>, <out\_flag>

SHRO WAIT1SF <wait\_flag>, <reg>, <out\_flag>

CSHRO WAIT1SF <wait\_flag>, <reg>, <out\_flag>

<wait\_flag>: system wait flag

<reg>: processor register (0...7)

<out\_flag>: output bit/flag

#### **Instruction Format SHRO WAIT0SF:**



#### **Instruction Format SHRO WAIT1SF:**



c: condition flag

- 0: Always execute instruction/wait
- 1: Execute instruction/shift left out in case flag is '1'/(CSHLO)





7 DIRECT\_OUT[3] and CRC unit in

```
Example:
```

```
...
WAIT OVERFLOW TIMER = 6
...
FLAG OUT1 = 1...
LDI %0000_0100, r0
REP 4, 1
SHRO WAIT1SF WAIT OVERFLOW TIMER, r0, FLAG OUT1
...
```
In this example, the lower four bits of pattern %0000\_0100 in register r0 are shifted out to DIRECT\_OUT[1] bit-by-bit each time the system timer overflows and wraps around. The REP instruction initializes the hardware loop and makes sure the shift instruction SHRO is repeated four times. The shift instruction SHRO itself then synchronizes shifting to the system timer overflow.

#### **SHRI WAIT0SF/WAIT1SF (Wait and Shift Right In)**

#### **Operation:**

Wait with further program execution until specified system bit/flag (selected with parameter <wait flag>) has changed to zero (WAIT0SF) or one (WAIT1SF). In case the specified bit/flag is already zero/one, execution of the instruction takes just one clock cycle. Otherwise, the specified bit/flag is read during each clock cycle and checked for the status change. As soon as the bit has changed, the specified processor register is shifted to the right by one, the most significant bit of the register (MSB) is shifted in from the specified system flag (<in\_flag>), and program execution continues. The LSB of this register is dropped. This instruction can be used to synchronize serial-to-parallel conversion and capture incoming serial data to external signals, serial clock/data received, or internal timer events.

#### **Assembler Syntax:**

SHRI WAIT0SF <wait\_flag>, <in\_flag>, <reg>

CSHRI WAIT0SF <wait\_flag>, <in\_flag>, <reg>

SHRI WAIT1SF <wait\_flag>, <in\_flag>, <reg>

CSHRI WAIT1SF <wait\_flag>, <in\_flag>, <reg>

<wait\_flag>: system wait flag

<in\_flag>: input bit/flag

<reg>: processor register (0...7)

#### **Instruction Format SHRI WAIT0SF:**



#### **Instruction Format SHRI WAIT1SF:**



c: condition flag

- 0: Always execute instruction/wait
- 1: Execute instruction/shift left in in case flag is '1'/(CSHLI)





#### **Example:**

```
WAIT OVERFLOW TIMER = 6
FLAG_IN1_CRC = 5
...
REP 8, 1
SHRI WAIT1SF WAIT_OVERFLOW_TIMER, FLAG_IN1_CRC, r0
```
In this example, 8 bits from DIRECT\_IN[1] are shifted into register r0 and the hardware CRC unit one after the other each time the system timer wraps around/overflows. The REP instruction initializes the hardware loop and makes sure the shift instruction SHRI is repeated eight times. The shift instruction SHRI itself then synchronizes shifting and serial-to-parallel conversion to the system timer overflow.

### **Register Map**

#### **Peripherals**





 $\mathsf{I}$ 







# **Register Details**

### **UART0\_BUFFER (0x8)**





### **UART0\_BUFFER (0x8)**





### **UART0\_BAUD\_L (0x9)**





### **UART0\_BAUD\_H (0xA)**





### **UART0\_CTRL (0xB)**





### **UART0\_STATUS (0xB)**





### **UART0\_TIMEOUT\_L (0xC)**





### **UART0\_TIMEOUT\_H (0xD)**





### **UART1\_BUFFER (0x10)**





### **UART1\_BUFFER (0x10)**







### **UART1\_BAUD\_L (0x11)**





#### **UART1\_BAUD\_H (0x12)**





### **UART1\_CTRL (0x13)**





### **UART1\_STATUS (0x13)**





#### **UART1\_TIMEOUT\_L (0x14)**





### **UART1\_TIMEOUT\_H (0x15)**





### **MEM\_CTRL (0x18)**





### **MEM\_DATA\_L (0x19)**





### **MEM\_DATA\_H (0x1A)**





### **MEM\_ADDR\_L (0x1B)**





### **MEM\_ADDR\_H (0x1C)**





### **DIRECT\_POLARITY (0x20)**







### **DIRECT\_OUT\_ALT (0x21)**




## **DIRECT\_IN\_PU (0x22)**





# **DIRECT\_IN\_PD (0x23)**







# **I2C\_BUFFER (0x28)**





#### **I2C\_BUFFER (0x28)**





#### **I2C\_BAUD\_L (0x29)**





# **I2C\_BAUD\_H (0x2A)**





# **I2C\_CMD (0x2B)**





## **I2C\_STATUS (0x2B)**





#### **SPI\_BUFFER0 (0x30)**





# **SPI\_BUFFER0 (0x30)**





#### **SPI\_BUFFER1 (0x31)**





# **SPI\_BUFFER1 (0x31)**





#### **SPI\_BUFFER2 (0x32)**





#### **SPI\_BUFFER2 (0x32)**





## **SPI\_BUFFER3 (0x33)**





#### **SPI\_BUFFER3 (0x33)**





### **SPI\_CTRL (0x34)**





## **SPI\_STATUS (0x34)**





#### **GPIO\_IN (0x40)**





## **GPIO\_OUT (0x40)**







# **GPIO\_POLARITY (0x41)**





## **GPIO\_OUT\_OD (0x42)**





#### **GPIO\_ALT0 (0x43)**





## **GPIO\_ALT1 (0x44)**







# **GPIO\_OUT\_EN (0x45)**





#### **GPIO\_PU (0x46)**







# **GPIO\_PD (0x47)**







# **SPI\_PU\_PD (0x48)**





# **CLK\_ADDR (0x49)**





# **CLK\_DATA (0x4A)**





# **CLK\_DATA (0x4A)**





## **GPIO\_IN\_EN (0x4C)**





#### **SILICON\_REV (0x4E)**





### **TIMER\_LIMIT0 (0x60)**





# **TIMER\_COUNTER0 (0x60)**





#### **TIMER\_LIMIT1 (0x61)**





#### **TIMER\_COUNTER1 (0x61)**





#### **TIMER\_LIMIT2 (0x62)**





## **TIMER\_COUNTER2 (0x62)**





#### **TIMER\_COUNTER3 (0x63)**





### **TIMER\_START0 (0x64)**





## **TIMER\_CAPTURE0 (0x64)**







#### **TIMER\_CAPTURE1 (0x65)**





#### **TIMER\_START1 (0x65)**





#### **TIMER\_CAPTURE2 (0x66)**





#### **TIMER\_START2 (0x66)**





#### **TIMER\_CAPTURE3 (0x67)**





#### **TIMER\_START3 (0x67)**





## **TIMER\_ABZ\_DIV (0x68)**





# **TIMER\_HOME\_DIV (0x69)**





### **TIMER\_AB\_EVENT\_CFG (0x6A)**







#### **TIMER\_HZ\_EVENT\_CFG (0x6B)**





# **TIMER\_CTRL (0x6C)**







#### **TIMER\_STATUS (0x6C)**





# **TIMER\_COMP0\_0 (0x6D)**





# **TIMER\_COMP0\_1 (0x6E)**





# **TIMER\_COMP0\_2 (0x6F)**





# **TIMER\_COMP0\_3 (0x70)**





#### **TIMER\_COMP1\_0 (0x71)**





#### **TIMER\_COMP1\_1 (0x72)**





#### **TIMER\_COMP1\_2 (0x73)**





#### **TIMER\_COMP1\_3 (0x74)**





#### **TIMER\_COMP\_PULSE\_LIMIT0 (0x75)**







#### **TIMER\_COMP\_PULSE\_LIMIT1 (0x76)**





#### **TIMER\_COMP\_PULSE\_CFG (0x77)**





# **TIMER\_DEC\_PULSE\_CFG (0x78)**





# **Typical Application Circuits**



*Figure 17. SSI Encoder Application Circuit Example*



*Figure 18. A/B/Z Incremental Encoder Application Example*

# **Ordering Information**



*+Denotes lead(Pb)-free/RoHS-compliance.* 

*#Denotes a RoHS-compliant device that may include lead(Pb) that is exempt under the RoHS requirements.* 

*T = Tape and reel.* 

*Y = Side-wettable package.*

# **Revision History**





*Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.*