## **MPQ2179B**



6V, 3A, 710kHz, Synchronous Step-Down Converter with PG and SS, AEC-Q100 Qualified

#### DESCRIPTION

The MPQ2179B is a monolithic, step-down switch-mode converter with built-in internal power MOSFETs. The device achieves up to 3A of continuous output current ( $I_{OUT}$ ) across a 2.5V to 6V input voltage ( $V_{IN}$ ) range, with excellent load and line regulation. The output voltage ( $V_{OUT}$ ) can be regulated to as low as 0.5V.

Constant-on-time (COT) control provides fast transient response and eases loop stabilization. Fault protections include cycle-by-cycle current limiting and thermal shutdown.

The MPQ2179B is ideal for a wide range of applications, including automotive infotainment systems, clusters, and telematics.

The MPQ2179B requires a minimal number of readily available, standard external components, and is available in an ultra-small QFN-8 (1.5mmx2mm) package.

#### **FEATURES**

- Designed for Automotive Applications
  - Wide 2.5V to 6V Operating Input Voltage (V<sub>IN</sub>) Range
  - Up to 3A Output Current (I<sub>OUT</sub>)
  - Output Adjustable from 0.5V
  - 1% Feedback (FB) Accuracy
  - -40°C to +150°C Operating Junction Temperature (T<sub>J</sub>)
  - Available in AEC-Q100 Grade 1
- High Performance for Improved Thermals
  - $\circ$  65mΩ and 35mΩ Internal Power MOSFETs
- Optimized for EMC and EMI Reduction
  - 710kHz Switching Frequency (f<sub>SW</sub>)
  - Forced Continuous Conduction Mode (FCCM) across the Entire Load Range
  - MeshConnect<sup>TM</sup> Flip-Chip Package

### FEATURES (continued)

- Optimized for Board Size and BOM
  - Built-in Internal Power MOSFETs
  - Integrated Compensation Network
- Additional Features
  - Enable (EN) for Power Sequencing
  - o 100% Duty Cycle
  - Output Discharge
  - Power Good (PG)
  - External Soft Start (SS)
  - Output Over-Voltage Protection (OVP)
  - Short-Circuit Protection (SCP) with Hiccup Mode
  - Available in a QFN-8 (1.5mmx2mm)
     Package
  - Available in a Wettable Flank Package
- Functional Safety System Design Capable
  - MPSafe<sup>™</sup> QM (Documentation Available)




### **APPLICATIONS**


- Automotive Infotainment Systems
- Camera Modules
- Key Fobs
- Automotive Clusters
- Automotive Telematics
- Industrial Supplies
- Battery-Powered Devices

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



### **TYPICAL APPLICATION**





2



### ORDERING INFORMATION

Part Number*	Package	Top Marking	MSL Rating**
MPQ2179BGQHE-AEC1***	QFN-8 (1.5mmx2mm)	See Below	1

\* For Tape & Reel, add suffix -Z (e.g. MPQ2179BGQHE-AEC1-Z).

\*\* Moisture Sensitivity Level Rating

\*\*\* Wettable flank

### **TOP MARKING**


 $\overline{NX}$ 

LL

NX: Product code of MPQ2179BGQHE-AEC1

LL: Lot number

### PACKAGE REFERENCE



3



### PIN FUNCTIONS

Pin#	Name	Description
1	PG	<b>Power good indicator.</b> The PG pin is an open-drain output. Connect PG to a voltage source using an external resistor. PG is pulled high when the feedback (FB) voltage (V <sub>FB</sub> ) exceeds 90% of the reference voltage (V <sub>REF</sub> ). PG is pulled low to GND if V <sub>FB</sub> drops below 84% of V <sub>REF</sub> . Float PG if it is not used.
2	VIN	<b>Input voltage.</b> The MPQ2179B operates from a 2.5V to 6V input voltage (V <sub>IN</sub> ) range. Use a decoupling capacitor to prevent large voltage spikes from appearing at the input.
3	sw	<b>Output switching node.</b> The SW pin is the drain of the internal P-channel high-side MOSFET (HS-FET). Connect an inductor to SW to complete the converter.
4	GND	Ground.
5	EN	<b>Enable control.</b> Pull the EN pin above the rising threshold (0.9V) to turn the converter on; pull EN below the falling threshold (0.65V) to turn it off. There is an internal $2M\Omega$ resistor connected from the EN pin to ground.
6	SS	<b>Soft start.</b> Connect a capacitor from SS to GND to set the soft-stat time (tss) and avoid start-up inrush current. It is recommended that the soft-start capacitor (Css) to be ≥6.8nF.
7	OUT	<b>Output voltage.</b> The OUT pin is the power rail and input sense for the output voltage (V <sub>OUT</sub> ). Connect the load to this pin. Use an output capacitor to reduce the V <sub>OUT</sub> ripple (ΔV <sub>OUT</sub> ).
8	FB	<b>Feedback pin.</b> An external resistor divider tapped to the FB pin should be connected from the output to GND. $V_{FB}$ is compared to the internal $V_{REF}$ (0.5V) to set the regulation voltage.

### **ABSOLUTE MAXIMUM RATINGS (1)**

SW	0.3V (-1.5V for <10ns)
	to +6.5V (7.5V for <10ns)
All other pins	0.3V to +6.5V
Junction temperature	(T <sub>J</sub> )150°C
Lead temperature	260°C
Continuous power diss	sipation ( $T_A = 25^{\circ}C$ ) (2) (6)
	2.2W
	65°C to +150°C

### **ESD Ratings**

Human body model (HBM)	Class 2 (3)
Charged-device model (CDM)	Class 2b (4)

### **Recommended Operating Conditions**

Input voltage (V <sub>IN</sub> )	2.5V to 6V
Output voltage (V <sub>OUT</sub> )	0.5V to V <sub>IN</sub> - 0.5V
Operating junction temp (T	1)40°C to +150°C

### Thermal Resistance $\theta_{JA}$ $\theta_{JC}$

QFN-8 (1.5mmx2mm)			
JESD51-7 <sup>(5)</sup>	130	25	°C/W
EVQ2179B-QH-00A (6)	59	14	°C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature,  $T_J$  (MAX), the junction-to-ambient thermal resistance,  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J$  (MAX)  $T_A$ ) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the converter may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) Per AEC-Q100-002.
- 4) Per AEC-Q100-011.
- 5) Measured on a JESD51-7, 4-layer PCB. The values given in this table are only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application. The value of  $\theta_{\rm JC}$  shows the thermal resistance from the junction-to-case bottom.
- 6) Measured on an MPS standard EVB: 6.3cmx6.3cm, 2oz. copper thickness, 4-layer PCB. The value of  $\theta_{JC}$  shows the thermal resistance from the junction-to-case top.



### **ELECTRICAL CHARACTERISTICS**

 $V_{IN} = 3.6V$ ,  $T_J = -40$ °C to +150°C, typical values are tested at  $T_J = 25$ °C, unless otherwise noted.

Parameter Symbol Condition			Min	Тур	Max	Units
Input voltage (V <sub>IN</sub> ) range			2.5		6	V
Under-voltage lockout (UVLO) rising threshold				2.3	2.45	V
UVLO hysteresis				200		mV
		V <sub>EN</sub> = 0V, T <sub>J</sub> = 25°C		0.01	1	μA
Shutdown supply current		$V_{EN} = 0V$ , $T_J = -40^{\circ}C$ to $+125^{\circ}C$ <sup>(8)</sup>			3	μA
		$V_{EN} = 0V$ , $T_J = -40^{\circ}C$ to $+150^{\circ}C$			20	μA
Quiescent supply current		$V_{EN} = 2V$ , $V_{FB} = 0.525V$ , $V_{IN} = 3.6V$		462.5	652.5	μA
Feedback (FB) voltage	$V_{FB}$	$T_J = 25$ °C	495	500	505	mV
r eedback (r b) voltage	V FB	$T_J = -40$ °C to +150°C	492.5	500	507.5	mV
FB current	I <sub>FB</sub>	$V_{FB} = 0.525V$		50	100	nA
P-channel MOSFET on resistance	R <sub>DS(ON)_P</sub>	V <sub>IN</sub> = 5V		65	85	mΩ
N-channel MOSFET on resistance	R <sub>DS(ON)_N</sub>	V <sub>IN</sub> = 5V		35	55	mΩ
Cuitab la alca da		$V_{EN} = 0V$ , $V_{IN} = 6V$ , $V_{SW} = 0V$ or $6V$ , $T_J = 25^{\circ}C$		0	1	μA
Switch leakage		$V_{EN} = 0V$ , $V_{IN} = 6V$ , $V_{SW} = 0V$ or $6V$ , $T_J = -40^{\circ}C$ to $+125^{\circ}C$ (8)			30	μA
Switching frequency	$f_{\text{SW}}$	$V_{IN} = 5V$ , $V_{OUT} = 1.2V$ , continuous conduction mode (CCM)	550	710	850	kHz
Minimum on time (8)	t <sub>MIN_ON</sub>	$V_{IN} = 5V$		71		ns
Minimum off time (8)	tmin_off	$V_{IN} = 5V$		80		ns
P-channel MOSFET peak current limit (I <sub>LIMIT</sub> )			4	5	6	А
N-channel MOSFET valley ILIMIT			1.5	3	4.5	Α
Soft-start current	Iss		13.1	15	18.7	μΑ
Maximum duty cycle				100		%
Power good (PG) under- voltage (UV) rising threshold		FB rising edge	87	90	93	% of V <sub>REF</sub>
PG UV falling threshold		FB falling edge	80	84	88	% of V <sub>REF</sub>
PG delay	t <sub>PGD</sub>	PG rising/falling edge		70		μs
PG sink current capability	V <sub>PG_SINK</sub>	Sink 1mA			0.4	V
PG logic high voltage	$V_{PG\_HIGH}$	V <sub>IN</sub> = 5V, V <sub>FB</sub> = 0.5V	4.9			V
Self-bias PG (7)					0.7	V



## **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{IN} = 3.6V$ ,  $T_J = -40$ °C to +150°C, typical values are tested at  $T_J = 25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
PG leakage current/logic high		5V logic high			100	nA
Enable (EN_ turn-on delay		EN on to SW active		100		μs
EN turn-off delay		EN off to stop switching		11		μs
EN input logic low voltage			0.4	0.65		V
EN input logic high voltage				0.9	1.2	V
EN pull-down resistance				2		МΩ
Output discharge resistance	R <sub>DIS</sub>	V <sub>EN</sub> = 0V, V <sub>OUT</sub> = 1.2V		120		Ω
ENLineut august		V <sub>EN</sub> = 2V		1.2		μΑ
EN input current		$V_{EN} = 0V$		0		μΑ
Output over-voltage protection (OVP) rising threshold	Vove		111	116	121	% of V <sub>FB</sub>
Output OVP hysteresis	V <sub>OVP_HYS</sub>			8		% of V <sub>FB</sub>
Output OVP delay				2		μs
Low-side MOSFET (LS-FET)		Current flowing from SW to GND		1.2		А
Absolute V <sub>IN</sub> OVP		After V <sub>OUT</sub> OVP is enabled		6.1		V
Absolute V <sub>IN</sub> OVP hysteresis				160		mV
Thermal shutdown (8)				170		°C
Thermal shutdown hysteresis <sup>(8)</sup>				20		°C

#### Notes:


<sup>7)</sup> If  $V_{IN}$  = 0V and  $V_{EN}$  = 0V, then PG is pulled up between 3V and 6V using a 100k $\Omega$  resistor.


<sup>8)</sup> Guaranteed by design and bench characterization. Not tested in production.





### TYPICAL CHARACTERISTICS


 $V_{IN} = 3.6V$ ,  $T_J = -40$ °C to +150°C, unless otherwise noted.




















### TYPICAL CHARACTERISTICS (continued)


 $V_{IN} = 3.6V$ ,  $T_{J} = -40$ °C to +150°C, unless otherwise noted.

















### TYPICAL CHARACTERISTICS (continued)

 $V_{IN} = 3.6V$ ,  $T_J = -40$ °C to +150°C, unless otherwise noted.




#### Note:


9) This test item is evaluated at  $V_{IN} = 5V$ .


9





### TYPICAL PERFORMANCE CHARACTERISTICS































 $V_{IN} = 6V$ ,  $V_{OUT} = 0.5V$ , L = 1 $\mu$ H (10),  $C_{OUT} = 2 \times 22\mu$ F,  $I_{OUT} = 3A$ ,  $T_A = 25$ °C, unless otherwise noted. (11)


## CISPR25 Class 5 Peak Conducted Emissions

150kHz to 108MHz




## **CISPR25 Class 5 Average Conducted Emissions**

150kHz to 108MHz




### CISPR25 Class 5 Peak Radiated Emissions

150kHz to 30MHz




# CISPR25 Class 5 Average Radiated Emissions

150kHz to 30MHz




### CISPR25 Class 5 Peak Radiated Emissions

Horizontal, 30MHz to 1GHz



# **CISPR25 Class 5 Average Radiated Emissions**

Horizontal, 30MHz to 1GHz






 $V_{IN} = 6V$ ,  $V_{OUT} = 0.5V$ , L = 1 $\mu$ H (10),  $C_{OUT} = 2 \times 22\mu$ F,  $I_{OUT} = 3A$ ,  $T_A = 25$ °C, unless otherwise noted. (11)


### **CISPR25 Class 5 Peak Radiated Emissions**

Vertical, 30MHz to 1GHz



### **CISPR25 Class 5 Average Radiated Emissions**


Vertical, 30MHz to 1GHz




#### Note:

- 10) Inductor part number: XGL4020-102MEB. DCR =  $8.2m\Omega$ .
- 11) The EMC test results are based on the typical application circuit with EMI filters (see Figure 8 on page 26).

















 $V_{IN} = 3.3V$ ,  $V_{OUT} = 0.5V$ , L = 1 $\mu$ H,  $C_{OUT} = 2 \times 22\mu$ F,  $T_A = 25$ °C, unless otherwise noted.



© 2023 MPS. All Rights Reserved.


17



 $V_{IN} = 3.3V$ ,  $V_{OUT} = 0.5V$ , L = 1 $\mu$ H,  $C_{OUT} = 2 \times 22\mu$ F,  $T_A = 25$ °C, unless otherwise noted.


### **PG Shutdown through EN**







### **FUNCTIONAL BLOCK DIAGRAM**



**Figure 1: Functional Block Diagram** 



### **OPERATION**

The MPQ2179B employs constant-on-time (COT) control with input voltage ( $V_{IN}$ ) feed-forward to stabilize the switching frequency ( $f_{SW}$ ) across the entire  $V_{IN}$  range. The device achieves up to 3A of peak output current ( $I_{OUT}$ ) across the 2.5V to 6V  $V_{IN}$  range, with excellent load and line regulation. The output voltage ( $V_{OUT}$ ) can be regulated to as low as 0.5V. A 100% maximum duty cycle can be reached in dropout.

#### Constant-On-Time (COT) Control

Compared to fixed-frequency pulse-width modulation (PWM) control, COT control offers a simpler control loop and faster transient response. To prevent inductor current (I<sub>L</sub>) runaway during load transient, the MPQ2179B switching cycles have a fixed minimum off time (t<sub>OFF MIN</sub>). The low-side MOSFET (LS-FET) turns on and remains on for at least t<sub>MIN OFF</sub>. Then the high-side MOSFET (HS-FET) turns on when the feedback (FB) voltage (VFB) drops below the reference voltage (V<sub>REF</sub>). This indicates an insufficient  $V_{\text{OUT}}$ .  $V_{\text{IN}}$  feed-forward allows the MPQ2179B to maintain a nearly constant f<sub>SW</sub> across the input and load ranges. The switching pulse on time (ton) can be calculated with Equation (1):

$$t_{ON} = \frac{V_{OUT}}{V_{IN}} \times 1400 \text{ns} \tag{1}$$

To improve frequency stability and reduce  $V_{\text{OUT}}$  ripple ( $\Delta V_{\text{OUT}}$ ), the part operates in forced continuous conduction mode (FCCM).

#### Enable (EN)

EN is a digital control pin that turns the converter on and off. Pull EN above the rising threshold (0.9V) to turn the converter on; pull EN below the falling threshold (0.65V) to turn it off. Leave EN floating or pull it down to ground to disable the MPQ2179B. There is an internal  $2M\Omega$  resistor connected from the EN pin to ground.

### **Output Discharge**

When the device is disabled, the part automatically goes into output discharge mode, and its internal discharge MOSFET provides a resistive discharge path for the output capacitor ( $C_{\text{OUT}}$ ) between the OUT pin and GND. To block

the output discharge path, add an external capacitor between the output and the OUT pin (see the Output Discharge Blocking section on page 24).

### Soft Start (SS)

The MPQ2179B has an external soft start (SS) pin that ramps up  $V_{OUT}$  at a controlled slew rate to avoid overshoot during start-up. The SS pin's charge current is typically 15µA.

The soft-start time ( $t_{SS}$ ) is determined by the softstart capacitor ( $C_{SS}$ ).  $t_{SS}$  can be calculated with Equation (2):

$$t_{SS}(ms) = \frac{C_{SS}(nF) \times 0.5V}{I_{SS}(\mu A)}$$
 (2)

Where  $C_{\text{SS}}$  is the external soft-start capacitor, and  $I_{\text{SS}}$  is the internal 15 $\mu A$  soft-start charge current.

It is recommended C<sub>SS</sub> to be ≥6.8nF.

### **Peak and Valley Current Limits**

Both the P-channel MOSFET (the HS-FET) and the N-channel MOSFET (the LS-FET) have current-limit protection. When  $I_L$  reaches the HS-FET's peak current limit ( $I_{LIMIT}$ ) (typically 5A) during the HS-FET on period, the HS-FET is forced off immediately to prevent the current from rising further. Then the LS-FET turns on and remains on until  $I_L$  drops below the LS-FET valley  $I_{LIMIT}$  (typically 3.5A). The HS-FET turns on once  $I_L$  drops to a sufficiently low threshold. The MPQ2179B remains in hiccup mode until the current drops. This  $I_{LIMIT}$  scheme prevents current runaway during overload and short-circuit events.

### Short-Circuit Protection (SCP) and Recovery

If the output is shorted to ground, the MPQ2179B initiates short-circuit protection (SCP) once  $I_{\rm L}$  reaches  $I_{\rm LIMIT}.$  The device tries to recover with hiccup mode. The IC disables the output power stage and begins discharging the soft-start voltage (Vss). The device restarts with a full soft start (SS) once Vss is fully discharged. This hiccup process is repeated until the fault is removed.



#### **Output Over-Voltage Protection (OVP)**

The MPQ2179B monitors a resistor-divided  $V_{FB}$  to detect over-voltage (OV) conditions. If  $V_{FB}$  exceeds 116% of  $V_{REF}$ , the controller enters a dynamic regulation period. During this period, the LS-FET stays on until the LS-FET current drops to -1.2A. This discharges the output and keeps  $V_{OUT}$  within the normal range.

If the OV condition remains after this process, the LS-FET turns on after 1.5  $\mu s$ . The device exits this regulation period once  $V_{FB}$  drops below 108% of  $V_{REF}$ . If dynamic regulation cannot limit  $V_{OUT},$  and a 6.1V  $V_{IN}$  is detected, input OVP is triggered, and the MPQ2179B stops switching. The MPQ2179B resumes normal operation once  $V_{IN}$  drops below 6V.

#### Power Good (PG) Indicator

The MPQ2179B has a power good (PG) output to indicate normal operation after  $t_{SS}$ . PG is the open drain of an internal MOSFET, which has a maximum  $R_{DS(ON)}$  below  $400\Omega$ . PG can be connected to VIN or an external voltage source through an external a resistor (e.g.  $100k\Omega$ ).

Once  $V_{\text{IN}}$  is applied, the MOSFET turns on and PG is pulled to ground before SS is ready. Once  $V_{\text{FB}}$  reaches 90% of  $V_{\text{REF}}$ , PG is pulled high by the external voltage source. When  $V_{\text{FB}}$  drops to 84% of  $V_{\text{REF}}$ , the PG voltage ( $V_{\text{PG}}$ ) is pulled to GND to indicate an output failure.

If  $V_{IN}$  and EN are not available, and PG is pulled up by an external power supply, PG self-biases and asserts. If a  $100k\Omega$  pull-up resistor is used,  $V_{PG}$  is below 0.9V.



### APPLICATION INFORMATION

#### **Setting the Output Voltage**

The external resistor divider sets the output voltage ( $V_{OUT}$ ). Select a feedback (FB) resistor (R1) that reduces the  $V_{OUT}$  leakage current. Generally, it is recommended for R1 to be between  $10k\Omega$  and  $100k\Omega$ . R2 can be calculated with Equation (3):

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.5} - 1}$$
 (3)

Figure 2 shows the FB circuit.




Figure 2: Feedback Network

Table 1 lists the recommended resistances for common output voltages.

Table 1: Resistor Values for Common Output Voltages

V <sub>OUT</sub> (V)	R1 (kΩ)	R2 (kΩ)
0.5	0 (1%)	NS
1.0	30.9 (1%)	30.9 (1%)
1.2	100 (1%)	71.5 (1%)
1.8	36 (1%)	14 (1%)
2.5	75 (1%)	18.7 (1%)
3.3	68 (1%)	12.1 (1%)

## Switching Frequency Scales Down at Low Input Voltages

At heavy loads, the voltage on the HS-FET drops while the on time ( $t_{\text{ON}}$ ) increases, and the duty cycle is extended. If the minimum off time ( $t_{\text{MIN\_OFF}}$ ) is reached at a low input voltage ( $V_{\text{IN}}$ ) a heavy load, the switching frequency ( $f_{\text{SW}}$ ) scales down. To maintain a constant  $f_{\text{SW}}$ , a higher  $V_{\text{OUT}}$  requires a higher  $V_{\text{IN}}$  at heavy loads.

V<sub>IN</sub> while the frequency starts to scale down can be estimated with Equation (4):

$$V_{IN} = \frac{V_{OUT} + R_{DS(ON)_{-P}} \times I_{OUT}}{1 - \frac{t_{MIN-OFF}}{1400 \times 10^{-9}}}$$
(4)

Where the maximum t<sub>MIN OFF</sub> is 125ns. (12)

#### Note

12) Guaranteed by design and bench characterization. Not tested in production.

### **Selecting the Inductor**

Most applications work best with a  $0.47\mu H$  to  $1.5\mu H$  inductor. Select an inductor with a DC resistance below  $25m\Omega$  to optimize efficiency.

High-frequency, switch-mode power supplies with magnetic devices can have strong EMI. It is not recommended to use an unshielded power inductor, as they do not provide sufficient magnetic shielding. Shield inductors (e.g. metal alloy inductors or multi-player chip power inductors) are recommended because they effectively reduce magnetic interference.

For most designs, the inductance can be estimated with Equation (5):

$$L1 = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{I} \times f_{SW}}$$
 (5)

Where  $\Delta I_{L}$  is the inductor ripple current.

Choose  $\Delta I_L$  to be approximately 30% of the maximum load current ( $I_{LOAD\_MAX}$ ). The maximum peak inductor current ( $I_{L\_MAX}$ ) can be calculated with Equation (6):

$$I_{L_{-MAX}} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$
 (6)

#### Selecting the Input Capacitor

The step-down converter has a discontinuous input current ( $I_{IN}$ ), and requires a capacitor to supply the AC current to the converter while maintaining the DC  $V_{IN}$ . Use low-ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended due to their low ESR and small temperature coefficients. For most applications, a  $10\mu F$  capacitor is sufficient. Higher  $V_{OUT}$  may require a  $22\mu F$  capacitor to increase system stability.



The input capacitor (C1) requires an adequate ripple current rating because it absorbs the input switching current. Estimate the RMS current in the input capacitor with Equation (7):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (7)

The worst case occurs at  $V_{IN} = 2 \times V_{OUT}$ , which can be calculated with Equation (8):

$$I_{C1} = \frac{I_{LOAD}}{2} \tag{8}$$

For simplification, choose a C1 with an RMS current rating greater than half of I<sub>LOAD MAX</sub>.

C1 can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality,  $0.1\mu F$  ceramic capacitor, placed as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple ( $\Delta V_{IN}$ ) caused by the capacitance can be estimated with Equation (9):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{SW} \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
(9)

#### **Selecting the Output Capacitor**

The output capacitor (C2) stabilizes the DC output voltage. Ceramic capacitors are recommended, as well as low-ESR capacitors to limit the  $V_{\text{OUT}}$  ripple ( $\Delta V_{\text{OUT}}$ ).  $\Delta V_{\text{OUT}}$  can be estimated with Equation (10):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L1} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C2}\right) (10)$$

Where L<sub>1</sub> is the inductance, and R<sub>ESR</sub> is the C2 equivalent series resistance (ESR).

When using ceramic capacitors, the capacitance dominates the impedance at  $f_{SW}$ , and causes most of  $\Delta V_{OUT}$ . For simplification,  $\Delta V_{OUT}$  can be estimated with Equation (11):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^2 \times \text{L1} \times \text{C2}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \quad (11)$$

Ceramic capacitors with X7R or X5R dielectrics are highly recommended due to their low ESR and small temperature coefficients.

For a 3A load, a 22 $\mu$ F capacitor with a 0805 package (or a larger capacitor) is recommended to reduce  $\Delta V_{OUT}$  during steady-state operation and load transient. To see the detailed  $\Delta V_{OUT}$  performance, see the Typical Performance Characteristics section on page 14.

The output capacitance can be smaller for applications with a lower current, or if a larger  $\Delta V_{OUT}$  is allowed. However, to ensure loop stability, C2 should never be below 10µF, or have a smaller than 1206 package.

For tantalum or electrolytic capacitors, the ESR dominates the impedance at  $f_{SW}$ . For simplification,  $\Delta V_{OUT}$  can be estimated with Equation (12):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L1} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}$$
 (12)

The characteristics of C2 also affect the stability of the regulation system.

### **Output Discharge Blocking**

If the device is disabled, an internal resistive discharge path between the OUT pin and GND is enabled to discharge C2. The discharge path can be blocked by adding an external capacitor between the output and the OUT pin (see Figure 3).




Figure 3: Circuit with VOUT Discharge Blocking


To avoid influencing the loop and load transient, select a ≥10nF blocking capacitor. It is recommended to use a 10nF to 100nF blocking capacitor. A larger blocking capacitance does not have an impact on loop performance; however, it means the capacitor is physically larger, and is typically unnecessary for the best results.




#### **PCB Layout Guidelines**

Efficient PCB layout (especially of the switching power supplies) is critical for stable operation. For the high-frequency switching converter, poor layout design can result in poor load or line regulation, as well as stability issues. For the best results, refer to Figure 4 and follow the guidelines below.


- Place the high-current paths (GND, VIN, and SW) close to the device using short, direct, and wide traces.
- 2. Place the input capacitor as close to the VIN and GND pins as possible.
- 3. Place the GND output capacitor close to the GND pins.
- 4. Place the external feedback resistors next to the FB pin.
- 5. Route the switching node (SW) away from the feedback network using a short trace.
- 6. Route the output voltage sense line away from the power inductor. Make this trace as short as possible. Do not place this line close to the surrounding inductors or SW.




**Top Layer** 



Mid-Layer 1



Mid-Layer 2



**Bottom Layer** 

Figure 4: Recommended PCB Layout



### TYPICAL APPLICATION CIRCUITS




Figure 5: Typical Application Circuit for the Adjustable Output Version (Vouτ = 0.5V)




Figure 6: Typical Application Circuit for the Adjustable Output Version (Vout = 1.2V)




Figure 7: Typical Application Circuit for the Adjustable Output Version (Vout = 1.8V)



### **TYPICAL APPLICATION CIRCUITS (continued)**





Figure 8: Typical Application Circuit for the Adjustable Output Version with EMI Filter (Vout = 0.5V)




### **PACKAGE INFORMATION**


# QFN-8 (1.5mmx2mm) Wettable Flank









**BOTTOM VIEW** 



**SIDE VIEW** 



**SECTION A-A** 




#### **RECOMMENDED LAND PATTERN**

### **NOTE:**

- 1) THE LEAD SIDE IS WETTABLE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.



### **CARRIER INFORMATION**



Part Number	Package Description	Quantity/ Reel	Quantity/ Tube	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPQ2179BGQHE- AEC1-Z	QFN-8 (1.5mmx2mm)	5000	N/A	N/A	13in	8mm	4mm



### **REVISION HISTORY**

Revision #	Revision Date	Description	Pages Updated
1.0	11/14/2023	Initial Release	-

**Notice:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.