

# DESCRIPTION

The MID02W0303A is a regulated, isolated DC/DC converter that can support 3V to 3.6V input voltage ( $V_{IN}$ ) applications across a -40°C to +125°C operating temperature range. It has excellent load regulation, line regulation, and supports up to 0.25W of output power ( $P_{OUT}$ ).

The device integrates a power MOSFET, transformer, and feedback (FB) circuit all in one chip. The MID02W0303A is a small solution that provides high reliability compared to traditional isolated power modules.

Full protection features include short-circuit protection (SCP), over-current protection (OCP), and OTP protection.

The MID02W0303A requires a minimal number of readily available, standard external components. It is available in a low-profile, wide body SOICW-16 package.


#### FEATURES

- 3V to 3.6V Operating Input Voltage (V<sub>IN</sub>) Range
- 1.5KV<sub>DC</sub> or 3kV<sub>DC</sub> Isolation Voltage
- Up to 0.25W Output Power (POUT)
- Max 50% Efficiency at Full Loads
- 0.2% Load Regulation
- 0.1% Line Regulation
- Excellent Transient Response
- Continuous Short-Circuit Protection (SCP)
   with Hiccup Mode
- Over-Temperature Protection (OTP)
- Meets CISPR32 Class B Emissions
- UL1577 Certified
- CB Certified per IEC62368-1 3rd Edition
- -40°C to +125°C Operating Temperature Range
- Available in an SOICW-16 Package

### APPLICATIONS

- Industrial Automation Systems
- Isolated Bias Power for Digital Isolators
- Isolated Bias Power for RS-485, RS-422, and CAN Interfaces
- Isolated Sensor Power Supplies
- Telecom and Network Devices (e.g. 5G RRUs, Industrial CPE, and Network Gateways)

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



# TYPICAL APPLICATION



#### **ORDERING INFORMATION**

Part Number	Isolation Voltage	Package	Top Marking	MSL Rating
MID02W0303AGY-2R*	1.5kV <sub>DC</sub>	SOICW-16	Soo Polow	2
MID02W0303AGY-3R**	3kV <sub>DC</sub>	501010-16	See Below	3

\* For Tape & Reel, add suffix -Z (e.g. MID02W0303AGY-2R-Z).


\*\* For Tape & Reel, add suffix -Z (e.g. MID02W0303AGY-3R-Z).

#### TOP MARKING (MID02W0303AGY-2R)

MPS YYWW 02W0303A2 LLLLLLLL

MPS: MPS prefix YY: Year code WW: Week code 02W0303A2: First nine digits of the part number LLLLLLL: Lot number

### TOP MARKING (MID02W0303AGY-3R)



MPS: MPS prefix YY: Year code WW: Week code 02W0303A3: First nine digits of the part number LLLLLLL: Lot number

PACKAGE REFERENCE						
ТОР	VIEW					
PGND1 1	16 PGND2					
PGND1 2	15 PGND2					
VIN 3	14 VOUT					
VIN 4	13 VOUT					
SGND1 5	12 SGND2					
SGND1 6	11 SGND2					
SGND1 7	10 SGND2					
SGND1 8	9 SGND2					
SOI	CW-16					

#### 



#### **PIN FUNCTIONS**

Pin #	Name	Description
1, 2	PGND1	<b>Power ground side 1.</b> Connect the PGND1 pin using large copper traces and multiple vias to improve thermal performance.
3, 4	VIN	<b>Power input.</b> Connect the VIN pin to a 3V to 3.6V power supply. Connect a $10\mu$ F capacitor and a $0.1\mu$ F capacitor between the VIN and PGND1 pins to stabilize the IC.
5, 6, 7, 8	SGND1	<b>Signal ground side 1.</b> Connect the SGND1 and PGND1 pins using large copper traces to improve thermal performance.
9, 10, 11, 12	SGND2	<b>Signal ground side 2.</b> Connect the SGND2 and PGND2 pins using a thin trace. Do not connect SGND2 using large copper traces, as this can increase EMI.
13, 14	VOUT	<b>Power output.</b> Connect a $10\mu$ F capacitor and a $0.1\mu$ F capacitor between the VOUT and PGND2 pins to decrease the output voltage (V <sub>OUT</sub> ) ripple and noise.
15, 16	PGND2	<b>Power ground side 2.</b> Do not connect the PGND2 pin using large copper traces, as this can increase EMI.

### ABSOLUTE MAXIMUM RATINGS (1)

VIN to PGND1 or SGND1 VOUT to PGND2 or SGND2 Continuous power dissipation (T <sub>A</sub> = 2	0.3V to +5V
Junction temperature	2.65W
Lead temperature	260°C

#### ESD Ratings

Human body model (HBM)	6000V
Charged device model (CDM)	2000V

#### **Recommended Operating Conditions** <sup>(3)</sup>

Input voltage (V <sub>IN</sub> )	3V to 3.6V
Output voltage (V <sub>OUT</sub> )	3.3V
Operating junction temp (T <sub>J</sub> )	40°C to +125°C

# Thermal Resistance θ<sub>JA</sub> θ<sub>JC</sub> Ε\/02W0303A-3-Y-00A 47 11 °C/W

EV0200303A-3-Y-00A	<sup>.,</sup> 47	.11°C/W	
SOICW-16 <sup>(5)</sup>	48	.23°C/W	

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-toambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) = ( $T_J$  (MAX) -  $T_A$ ) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation can produce an excessive die temperature, which may cause the converter to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- Measured on EV02W0303A-3-Y-00A (51mmx51mm), 1oz, 2layer PCB.
- 5) The value of  $\theta_{JA}$  given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.



# **ELECTRICAL CHARACTERISTICS**

 $V_{\text{IN}}$  = 3.3V,  $V_{\text{OUT}}$  = 3.3V,  $T_{\text{J}}$  = -40°C to 125°C  $^{(6)},$  typical values are tested at  $T_{\text{J}}$  = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Under-voltage lockout (UVLO) rising threshold	$V_{\text{UVLO}_{\text{RISING}}}$		2.4	2.61	2.8	V
UVLO hysteresis	V <sub>UVLO_HYS</sub>			190		mV
Input current	lin	Load = 0A		7		mA
Input current	IIN	Load = 75mA		150		mA
Output voltage (V <sub>OUT</sub> )		$V_{IN} = 3V$ to 3.6V, load = 0A, $T_J = 25^{\circ}C$	3.25	3.3	3.35	V
accuracy	Vout_acc	$V_{IN} = 3V$ to 3.6V, load = 0A, T <sub>J</sub> = -40°C to +125°C	3.23	3.3	3.37	V
Load regulation		Load = 0mA to 75mA		0.2	1.5	%
Line regulation		Load = 75mA, $V_{IN}$ = 3V to 3.6V		0.1	1.2	%
Efficiency		Load = 75mA		50		%
Ripple		Load = $0mA$ to $75mA$ , $T_A = 25°C$		40	80	mV
Capacitive load		With $45\Omega$ resistance load	330			μF
Isolation voltage (MID02W0303AGY-2R)	VISO_2R	$V_{TEST} = V_{ISO}$ for 60s (qualification), $V_{TEST} = 1.2 \text{ x } V_{ISO}$ for 1s (100% production)	1.5			kV <sub>DC</sub>
Isolation voltage (MID02W0303AGY-3R)	Viso_3r	$V_{TEST} = V_{ISO}$ for 60s (qualification), $V_{TEST} = 1.2 \text{ x } V_{ISO}$ for 1s (100% production)	3			kV <sub>DC</sub>
Thermal shutdown (7)	T <sub>SD</sub>			160		°C
Thermal shutdown hysteresis <sup>(7)</sup>	T <sub>SD_HYS</sub>			20		°C

# **PACKAGE PARAMETERS**

Parameter	Symbol	Condition	Min	Тур	Max	Units
Minimum external air gap (clearance)	LIO1			8		mm
Minimum external tracking (creepage)	L <sub>IO2</sub>			8		mm
Input to output capacitance (7)	CI-O	Measure as a 2-terminal device, pin 1 to pin 8 are shorted together, pin 9 to pin 16 are shorted together, fsw = 1MHz		7		pF
Input to output resistance (7)	Ri-o	Measure as a 2-terminal device, pin 1 to pin 8 are shorted together, pin 9 to pin 16 are shorted together, $V_{TEST} = 500V_{DC}$				GΩ

#### Notes:


6) Guaranteed by over-temperature correlation. Not tested in production.

7) Guaranteed by sample characterization. Not tested in production.



# **TYPICAL CHARACTERISTICS**

Performance waveforms are tested on the evaluation board.  $V_{IN} = 3.3V$ ,  $V_{OUT} = 3.3V$ ,  $C_{IN} = C_{OUT} = 10\mu$ F,  $T_A = 25^{\circ}$ C, unless otherwise noted.




#### Note:

8) See Figure 2 on page 9 and Figure 3 on page 10 for details on the EMI circuit and PCB layout.





# **TYPICAL PERFORMANCE CHARACTERISTICS**

Performance waveforms are tested on the evaluation board.  $V_{IN} = 3.3V$ ,  $V_{OUT} = 3.3V$ ,  $C_{IN} = C_{OUT} = 10 \mu F$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.





Start-Up through VIN











24 Sep



# FUNCTIONAL BLOCK DIAGRAM




Figure 1: Functional Block Diagram



### OPERATION

The MID02W0303A is a regulated, isolated DC/DC converter that can support 3V to 3.6V input voltage ( $V_{IN}$ ) applications across a -40°C to +125°C operating temperature range. It has excellent load regulation, line regulation, and supports up to 0.25W of output power ( $P_{OUT}$ ).

#### **Under-Voltage Lockout (UVLO) Protection**

The MID02W0303A has input under-voltage lockout (UVLO) protection to ensure reliable  $P_{OUT}$ . The MID02W0303A starts up once  $V_{IN}$  exceeds the UVLO rising threshold. The device shuts down when  $V_{IN}$  drops below the UVLO falling threshold. This function prevents the device from operating at an insufficient voltage. UVLO is a non-latch protection.

#### **Isolation Power Conversion**

The MID02W0303A integrates a power MOSFET, transformer, and feedback (FB) circuit all in one chip, making it a high-performance, small-sized solution.

If  $V_{OUT}$  is below the target voltage, the IC starts switching to deliver power from  $V_{IN}$  to  $V_{OUT}$ . If  $V_{OUT}$  exceeds the target voltage, the device stops switching.

#### Power Converter Soft Start (SS) and Short-Circuit Protection (SCP)

To avoid overshoot and inrush current during start-up, the MID02W0303A has built-in internal soft start (SS) that gradually ramps up the output current ( $I_{OUT}$ ).

The soft-start time  $(t_{SS})$  is internally set to about 15ms. If V<sub>OUT</sub> does not exceed 2.61V after  $t_{SS}$  due to a short circuit or large capacitive load, the MID02W0303A enters in hiccup mode. The hiccup mode off time  $(t_{OFF})$  is about 150ms. After the hiccup mode  $t_{OFF}$ , the MID02W0303A initiates another SS. If the short circuit is removed, then the MID02W0303A resumes normal operation.

#### Thermal Protection

The MID02W0303A monitors the IC temperature internally. If the die temperature exceeds  $160^{\circ}$ C, the driver outputs are disabled. Once the junction temperature (T<sub>J</sub>) drops to 140°C, the driver outputs are enabled again and the device resumes normal operation.



#### **APPLICATION INFORMATION**

#### Selecting the Input and Output Capacitors

For stable operation, connect a decoupling capacitor between the VIN and PGND1 pins at the input side, and one between the VOUT and PGND2 pins at the output side. Place these decoupling capacitors as close to VIN and VOUT as possible.

#### **EMI** Optimization

There are two main techniques used for PCB layout. Figure 2 and Figure 3 on page 10 show examples of layouts that are CISPR 32 Class B certified. The first technique to reduce EMI is to build a low-ESL Y-capacitor using a 4-layer PCB layout to filter high-frequency noise on the secondary side. The Y-capacitor is formed with the two overlapping middle layers. Mid-layer 1 is the PGND1 copper plane, which forms the Ycapacitor's top plate. Mid-layer 2 is the ground after the ferrite bead (GND2), which forms the Y-capacitor's bottom plate. More overlap in these layers provides a larger Y-capacitor value, which further reduces EMI. The second technique to reduce EMI is to use stitching vias on the GND planes to suppress electromagnetic transmissions.

Aside from the two PCB layout techniques described above, a pair of ferrite beads are required to form a CLC structure filter (see Figure 2). Place this filter as close to VOUT and PGND2 as possible. The capacitor closest to the IC (C2B) should be  $\geq 4.7\mu$ F to ensure a stable output. Do not place large copper areas on the secondary side pins, as this can increase switching noise and EMI. Connect SGND2 and PGND2 using a thin trace.





Figure 2: Recommended EMI Schematic



#### **PCB Layout Guidelines**

Efficient PCB layout is critical for stable operation. For the best results, refer to Figure 3 and follow the guidelines below:

- 1. For safety, the primary side and secondary side should be physically separated. Ensure that the creepage/clearance meets the standards for the specified application.
- 2. To reduce output noise, minimize the loop area between VIN, the input capacitor, and PGND1, as well as VOUT, the output capacitor, and PGND2.
- 3. Place enough copper and vias around the IC's primary pin output to improve thermal performance.
- 4. Connect SGND1 and PGND1 using large copper traces and multiple vias to improve thermal dissipation.
- 5. Connect SGND2 and PGND2 using a thin trace (below the red trace in Figure 3) to reduce radiation.



Mid-Layer 2 Figure 3: Recommended PCB Layout



# **TYPICAL APPLICATION CIRCUIT**





Figure 4: Typical Application Circuit




# PACKAGE INFORMATION


SOICW-16




TOP VIEW




**RECOMMENDED LAND PATTERN** 



FRONT VIEW



SIDE VIEW




DETAIL "A"

#### NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-013, VARIATION AA.
- 6) DRAWING IS NOT TO SCALE.



# **CARRIER INFORMATION**



Part Number	Package Description	Quantity/ Reel	Quantity/ Tube	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MID02W0303AGY- 2R-Z MID02W0303AGY- 3R-Z	SOICW-16	1000	44	N/A	13in	24mm	12mm



# **REVISION HISTORY**

Revision #	<b>Revision Date</b>	Description	Pages Updated
1.0	2/10/2023	Initial Release	-

**Notice:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.