

Lime


FUJITSU

CREMSON-STARTERKIT- LIME Rev. 1.03

Feb 2007

1.03

Lime Evaluation Board



Warranty and Disclaimer

To the maximum extent permitted by applicable law, Fujitsu Microelectronics Europe GmbH restricts its warranties and its liability for **Lime Evaluation Board and all its deliverables** (e.g. software include or header files, application examples, target boards, evaluation boards, engineering samples of IC's etc.), its performance and any consequential damages, on the use of the Product in accordance with (i) the terms of the License Agreement and the Sale and Purchase Agreement under which agreements the Product has been delivered, (ii) the technical descriptions and (iii) all accompanying written materials. In addition, to the maximum extent permitted by applicable law, Fujitsu Microelectronics Europe GmbH disclaims all warranties and liabilities for the performance of the Product and any consequential damages in cases of unauthorised decompiling and/or reverse engineering and/or disassembling.

Note, the Lime Evaluation Board and all its deliverables are intended and must only be used in an evaluation laboratory environment.

1. Fujitsu Microelectronics Europe GmbH warrants that the Product will perform substantially in accordance with the accompanying written materials for a period of 90 days from the date of receipt by the customer. Concerning the hardware components of the Product, Fujitsu Microelectronics Europe GmbH warrants that the Product will be free from defects in material and workmanship under use and service as specified in the accompanying written materials for a duration of 1 year from the date of receipt by the customer.
2. Should a Product turn out to be defect, Fujitsu Microelectronics Europe GmbH's entire liability and the customer's exclusive remedy shall be, at Fujitsu Microelectronics Europe GmbH's sole discretion, either return of the purchase price and the license fee, or replacement of the Product or parts thereof, if the Product is returned to Fujitsu Microelectronics Europe GmbH in original packing and without further defects resulting from the customer's use or the transport. However, this warranty is excluded if the defect has resulted from an accident not attributable to Fujitsu Microelectronics Europe GmbH, or abuse or misapplication attributable to the customer or any other third party not relating to Fujitsu Microelectronics Europe GmbH.
3. To the maximum extent permitted by applicable law Fujitsu Microelectronics Europe GmbH disclaims all other warranties, whether expressed or implied, in particular, but not limited to, warranties of merchantability and fitness for a particular purpose for which the Product is not designated.
4. To the maximum extent permitted by applicable law, Fujitsu Microelectronics Europe GmbH's and its suppliers' liability is restricted to intention and gross negligence.

NO LIABILITY FOR CONSEQUENTIAL DAMAGES

To the maximum extent permitted by applicable law, in no event shall Fujitsu Microelectronics Europe GmbH and its suppliers be liable for any damages whatsoever (including but without limitation, consequential and/or indirect damages for personal injury, assets of substantial value, loss of profits, interruption of business operation, loss of information, or any other monetary or pecuniary loss) arising from the use of the Product.

Should one of the above stipulations be or become invalid and/or unenforceable, the remaining stipulations shall stay in full effect

Document Revision History

Revision Number	Date	Description of changes
1.00	25/10/05	Preliminary
1.01	06/01/06	First Version for Board Revision PA6
1.02	09/01/07	Added note for proprietary board designs and errata, general information update and minor corrections
1.03	19/02/07	Corrected GMODE table

Evaluation Board Revision History

Revision Number	Date	Description of changes
PA5	30/11/05	First Board Version PA5
PA7	13/01/06	Revised version <ul style="list-style-type: none">- adds SW102 for Lime reset- changes thermal pins to VCC18

CONTENTS

Warranty and Disclaimer.....	2
1 Overview.....	5
2 MB86276 'Lime' Features	5
3 System Components	6
4 Layout and Interface Location	7
5 Power Status LED's.....	8
6 Configuration DIP Switches	9
6.1 CLKSEL0/CLKSEL1	10
6.2 CPU Mode	10
6.3 General Purpose Mode Pins.....	11
7 Interfaces and connectors	12
7.1 Connectors between CPU board and graphic board	12
7.2 Interface for the digital RGB output	15
7.3 Interface for LVDS out	15
7.4 Interface for the digital RGB input.....	16
7.5 Interface for the digital YUV422 input.....	16
8 Schematic Lime Evaluation Board (PA7).....	17
9 Important Notes for Proprietary Board Designs.....	17
10 Errata	17
11 Worldwide Headquarters and Disclaimer.....	18

1 Overview

The CREMSON-STARTERKIT-LIME is a low-cost multifunctional evaluation board for Fujitsu's MB86276 'Lime' Graphic Controller. The board is a part of a modular system and is connected to the 'CREMSON-STARTERKIT-CPU-Modul' board as a simple target board for both software development and testing, allowing design engineers to begin with software development immediately before their proprietary (final) target system is available.

2 MB86276 'Lime' Features

- CMOS 0.18µm technology
- Internal and memory frequency : 133MHz
- Base-clock for display clocks : 400.9MHz
- Display resolutions typically from 320x240
- 6 layers of overlay display (windows)
- Alpha Plane and constant alpha value
- Digital Video input (various formats)
- Video Scaler (up/down scaling)
- Brightness, Contrast, Saturation control
- RGB digital output (8bit x 3)
- Built-in alpha blending, anti-aliasing
- Rendering Engine for various kinds
- Texture Mapping Unit for 2D polygon
- Bit-Blt Unit for transfers up to 4096x4096
- Alpha Bit-Blt and ROP2 functions
- External 32-bit SDRAM interface for
- Parallel host interface (FR, SH3, SH4)
- New additional serial control interface
- Internal and external DMA support
- I2C interface and GPIO inputs/outputs
- Supply voltage 3.3V (I/O), 1.8V (Internal)
- BGA-256 Package (1.27mm pitch)
- Typical power consumption < 1.0W
- Temperature range -40..+85 °C

3 System Components

This diagram provides a functional overview of the system (note that it does not give a true representation of the physical board – e.g. the FPGA device is actually two FPGA's).




Figure 1 Functional Block Diagram

The main components and interfaces of the CREMON-STARTERKIT-LIME evaluation board:

- Lime Graphic Controller
- 64Mbytes SDRAM
- Video outputs
 - 2 x DVI
 - 2 x RGB digital
 - 2 x LVDS
- Video inputs
 - Digital RGB666
 - Digital YUV422 (ITU656)
 - CVBS
 - S-Video
- Others
 - Xilinx FPGA's
 - Test LED's
 - Configuration settings

4 Layout and Interface Location

The location of the various interfaces of the board (the outline of which is shown below) is best determined using the current schematics (in this document) and the physical board's silkscreen markings. Locate the connector's ID (e.g. X703) in the schematics and then check the silkscreen markings on the physical board.




Figure 1 Interfaces of the Lime evaluation board

5 Power Status LED's

LED's are connected to the power nets of the board and therefore an illuminated LED shows the availability of its corresponding power net. The power LED's are located at the lower right corner of the board, the Reset LED under the external SDRAM and the FPGA power LED near the video input.

LED	Function	Description
D105	Reset	(Red) Reset level active
D106	1.8V supply	(Green) 1.8V power supply
D107	3.3V supply	(Green) 3.3V power supply
D108	5.0V supply	(Green) 5.0V power supply
D700	3.3V supply	(Red) 3.3V power supply

Table 1 Power Status LED's




Figure 2 Power Status LED's

6 Configuration DIP Switches

The table shows DIP switches SW100 and SW101 of the Lime evaluation board. These should be configured according to the intended host CPU interface mode and output display connection. Before connecting the evaluation board for the first time, make sure that all switches are correctly set. Possible settings and defaults are shown below.




Figure 3 Configuration DIP Switches

DIP switch	Function	Set	Description
SW100-1	CLKSEL0	ON	Other oscillator settings
		OFF	14.32 MHz source (Default)
SW100-2	CLKSEL1	ON	14.32 MHz source (Default)
		OFF	Other oscillator settings
SW100-3	CPU MODE 0	ON	Host CPU mode select ¹
		OFF	
SW100-4	CPU MODE 1	ON	
		OFF	
SW100-5	CPU MODE 2	ON	
		OFF	
SW100-6	MUX GMODE 0	ON	General purpose mode pins ²
		OFF	
SW100-7	MUX GMODE 1	ON	
		OFF	
SW100-8	MUX GMODE 2	ON	
		OFF	
SW100-9	BS Mode	ON	Connects to CPU with BS signal
		OFF	Connects to CPU without BS signal
SW100-10	RDY Mode	ON	Sets the XRDY signal to the 'not ready' level
		OFF	Sets the XRDY signal to the 'ready' level
SW101-1	Switching Regulator shutdown	ON	Switch On
		OFF	Switch Off
SW101-2	FPGA configuration	ON	Reserved
		OFF	

^{1,2} Check the CPU mode and the General Purpose Mode tables in the hardware manual (see also below).

For Hardware Manual cross-reference purposes: (see following sections)

ON = Low

OFF = High

6.1 CLKSEL0/CLKSEL1

The following table (copied from the MB86276 ‘Lime’ Hardware Manual available at the time this document was written) lists the CLKSEL settings that can be selected.

CLKSEL1	CLKSEL0	Input frequency	Assured operation range (* ¹)
L	L	13.5 MHz	13.365 to 13.5 MHz
L	H	14.32 MHz	14.177 to 14.32 MHz
H	L	17.73 Hz	17.553 to 17.73 MHz
H	H	33.33 Hz	32.997 to 33.33 MHz

Table 2 Clock Select

*¹ Assured operation input frequency range: Standard value –1%

6.2 CPU Mode

The following table (copied from the MB86276 ‘Lime’ Hardware Manual available at the time this document was written) lists the CPU modes that can be selected.

CPU MODE 2	CPU MODE 1	CPU MODE 0	CPU
L	L	L	SH3 (Fujitsu FR series MCU's)
L	L	H	SH4
L	H	L	V832
L	H	H	SPARClite
H	L	L	General purpose 16bit CPU with SRAM interface
H	L	H	General purpose 16bit CPU with address and data multiplex interface
H	H	L	General-purpose 32bit CPU with address and data multiplex interface
H	H	H	I2C Slave

Table 3 CPU Modes

6.3 General Purpose Mode Pins

The following table (copied from the MB86276 ‘Lime’ Hardware Manual available at the time this document was written, taking the Errata Sheet into consideration) lists the General Purpose modes that can be selected and the pin multiplex functionality that results (note also the dependency on the corresponding CPU mode listed in the previous section).

MUX GMODE 2	MUX GMODE 1	MUX GMODE 0	PIN Multiplex				
			Host Interface	Primary RGB output	Secondary RGB output	Video Capture	GPIO
L	L	L	32bit CPU I2C Slave	RGB888	--	Native RGB666	--
L	L	H	32bit CPU I2C Slave	RGB888	--	RBT656/601	GPIO[4:0]
L	H	L	16bit CPU I2C Slave	RGB666	RGB888	RBT656/601	GPIO[2:0]
L	H	H	16bit CPU I2C Slave	RGB666	RGB666	Native RGB666	--
H	L	L	Reserved	Reserved	Reserved	Reserved	Reserved
H	L	H	Reserved	Reserved	Reserved	Reserved	Reserved
H	H	L	Reserved	Reserved	Reserved	Reserved	Reserved
H	H	H	Reserved	Reserved	Reserved	Reserved	Reserved

Table 4 Multiplex Modes

7 Interfaces and connectors

7.1 Connectors between CPU board and graphic board

This section describes the connector allocation between the CPU board and the graphic board. The connection of the two sub-boards is realized by two connectors: a 96-pole DIN plug and a 48-pole DIN plug.




Figure 3 Connection Block Diagram

Pin	Name
A1	n.c.
A2	3.3V
A3	5.0V
A4	GND
A5	D0
A6	D3
A7	D6
A8	D9
A9	D12
A10	D15
A11	D18
A12	D21
A13	D24
A14	D27
A15	D30
A16	GND
A17	A0
A18	A3
A19	A6
A20	A9
A21	A12
A22	A15
A23	A18
A24	A21
A25	A24
A26	n.c.
A27	n.c.
A28	S0
A29	S3
A30	S6
A31	n.c.
A32	GND
B1	n.c.
B2	3.3V
B3	5.0V
B4	GND
B5	D1
B6	D4
B7	D7
B8	D10
B9	D13
B10	D16
B11	D19
B12	D22
B13	D25
B14	D28
B15	D31
B16	GND
B17	A1
B18	A4
B19	A7
B20	A10
B21	A13
B22	A16
B23	A19
B24	A22
B25	A25
B26	n.c.
B27	n.c.
B28	S1
B29	S4
B30	S7
B31	n.c.
B32	GND
C1	n.c.
C2	3.3V
C3	5.0V
C4	GND
C5	D2
C6	D5
C7	D8
C8	D11
C9	D14
C10	D17
C11	D20
C12	D23
C13	D26
C14	D29
C15	GND
C16	GND
C17	A2
C18	A5
C19	A8
C20	A11
C21	A14
C22	A17
C23	A20
C24	A23
C25	n.c.
C26	n.c.
C27	GND
C28	S2
C29	S5
C30	GND
C31	n.c.
C32	GND

Table 5 96-Pole Connector Pin^{*1} Reference

Pin	Name
A1	CS0
A2	CS2
A3	CS4
A4	CS6
A5	BGRNT
A6	RDX
A7	WR1
A8	WR3
A9	ALE
A10	DREQ0
A11	DEOP0
A12	IRQ_A
A13	IRQ_B
A14	SIN
A15	GND
A16	RESET
B1	GND
B2	1.8V
B3	GND
B4	1.8V
B5	GND
B6	n.c.
B7	n.c.
B8	n.c.
B9	n.c.
B10	n.c.
B11	n.c.
B12	n.c.
B13	n.c.
B14	n.c.
B15	n.c.
B16	n.c.
C1	CS1
C2	CS3 ^{*2}
C3	CS5
C4	RDY
C5	BRQ
C6	WR0
C7	WR2
C8	AS
C9	CLK
C10	DACK0
C11	n.c.
C12	SDA
C13	SCL
C14	SOT
C15	SLK
C16	GND

Table 6 48-Pole Connector Pin^{*1} Reference***1 Note:**

The pin number refers to the female connector of the CPU main board.

***2 Note:**

CS3: This is currently used by the FR 467 and 369 CPU's in connection with the Lime device.

7.2 Interface for the digital RGB output




Figure 6 Digital RGB out

7.3 Interface for LVDS out




Figure 7 LVDS out

7.4 Interface for the digital RGB input




Figure 8 Digital RGB in

7.5 Interface for the digital YUV422 input




Figure 9 Digital YUV422 (ITU656) input

8 Schematic Lime Evaluation Board (PA7)

Please refer to the pages following the Fujitsu Headquarters address information.

9 Important Notes for Proprietary Board Designs

Address line remapping via FPGA

Customers who wish to use Lime in legacy 32-bit modes (SH3, SH4, V832, and FR) and may want to simplify the situation by directly mapping Lime's host interface to the host interface connector should be aware that the FPGA on the Starterkit maps the CPU's address bus lines to those of the Lime device with an offset according to the CPU type. For 16 bit CPU's the offset is 1 (i.e. line 1 of the address bus is mapped to line 0 of Lime). For 32 bit CPU's the offset is 2 (i.e. line 2 of the address bus is mapped to line 0 of Lime).

Direct Access to Graphics Memory

If you are trying to access Lime on the Starterkit board from your own CPU board, direct access to graphics memory can be very critical in verifying CPU-Lime communication. Also, if you want to use Local Memory Transfer or display lists to store bitmaps in graphics memory etc. direct access to the Graphics Memory is necessary. This requires modified FPGA firmware which can be obtained by contacting the GCC Application Group (gdc_info@fme.fujitsu.com).

Using a non-Fujitsu CPU board / Component Initialization via I2C

I2C master communication using the Lime device is not possible for the slave devices SAA7113 and DVI Panel Link Translator. These slave devices should therefore be initialized through I2C using the host interface (i.e. the MCU must control the peripheral directly).

10 Errata

Incorrect silkscreen board markings/comments in schematics

The silkscreen description and schematic comments for the settings of SW100 are incorrect for the PA7 version of the board. The table lists the default settings as follows:

CLKSEL0	Default ON
CLKSEL1	Default OFF

The correct settings are: (14.32 MHz)

CLKSEL0	Default OFF
CLKSEL1	Default ON

11 Worldwide Headquarters and Disclaimer

Japan

Tel: +81 3 5322 3353
Fax: +81 3 5322 3386

Fujitsu Limited
Shinjuku Dai-Ichi Seimei
Bldg. 2-7-1, Nishi-shinjuku
Shinjuku-ku,
Tokyo 163-0721
Japan

<http://www.fujitsu.com>

Asia Pacific

Tel: +65 281 0770
Fax: +65 281 0220

Fujitsu Microelectronics Asia Ltd
151 Lorong Chuan
New Tech Park #05-08
Singapore 556741

<http://www.fujitsu.com/sg/>

USA

Tel: +1 408 737-5600
Fax: +1 408 737-5999

Fujitsu Microelectronics
America Inc.
1250 E. Arques Avenue, M/S
333, Sunnyvale, CA
USA
94088-3470
Customer Response Center
Mon-Fri 7am-5pm (PST)

<http://www.fujitsu.com/us/services/edevices/microelectr> <http://www.fujitsu.com/emea/services/microelectronics/ronics/>

Europe

Tel: +49 6103 6900
Fax: +49 6103 690122

Fujitsu Microelectronics Europe GmbH
Pittlerstrasse 47
D-63225 Langen
Germany

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.


The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams. No license is granted by implication or otherwise under any patent or patent rights of Fujitsu Microelectronics GmbH.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications and measurement equipment, personal or household devices, etc.).


CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorisation by Japanese government should be required for export of those products from Japan.



Lime Evaluation Board Revision: PA8



Lime Evaluation Board	
Hierarchy	Part References
+---#1 Lime Eval Top	
+---#2 Power	1xx
+---#3 Video Input	2xx
+---#4 Video Output	
+---#5 RGB Output	3xx
+---#6 DVI Output	4xx
+---#7 LVDS Output	5xx
+---#8 Lime Subsystem	
+---#9 Lime	6xx
+---#10 FPGA	7xx
+---#11 DRAM	8xx

I2C Address Map			
Device	Function	Write	Read
Ux00 SAA7113	composite video input	0x48	0x49
Ux00 XC2S200E*	video input selector and host CPU bus mux	0x60	0x61
Ux00 SIL164	DVI transmitter #0	0x70	0x71
Ux01 SIL164	DVI transmitter #1	0x72	0x73

* I2C address of video input selector depends on FPGA implementation

© mycable GmbH

Boeker Stieg 43
D-24613 Aukrug
Germany
www.mycable.de


mycable


Title Fujitsu Lime Evaluation Board

Size A3 Document Number 30200-001

Rev PA8

Date Tuesday, December 12, 2006 Sheet 1 of 11






**Place RN300, RN301 and
R304 directly to the
corresponding U300 pins!**


RESET#

I2C addresses of SAA7113
read: 0x49, write: 0x48

Keep SAA7113 clock signal as short as possible!




**Place R205 directly
to Y200 pin 3!**





**PCB Layout: refer to layout guide
and SAA7113 application note!**


**Place filter network
directly to VDDAx and
VSSAx power pins!**








**Place capacitors directly
to digital power pins!**














I2C, config,
reset

Lime



© mycable GmbH

Boeker Stieg 43
D-24613 Aukrug
Germany
www.mycable.de

mycable


Title Fujitsu Lime Evaluation Board: Lime Subsystem


Size A3 Document Number 30200-008


Rev PA8

Date Tuesday, December 12, 2006 Sheet 8 of 11

1







**Place C's close to SDRAM power pins,
one of each value to each SDRAM!**