

# LM4921 Boomer® Audio Power Amplifier Series Low Voltage I<sup>2</sup>S 16-Bit Stereo DAC with Stereo Headphone Power Amplifiers and Volume Control General Description Key Specifications

The LM4921 combines a 16-bit resolution stereo I<sup>2</sup>S input digital-to-analog converter (DAC) with a stereo headphone audio power amplifier. It is primarily designed for demanding applications in mobile phones and other portable communication device applications. The LM4921 features an I<sup>2</sup>S serial interface for the digital audio information and a 16-bit SPI serial interface for internal register control and communication. With AV<sub>DD</sub> and DV<sub>DD</sub> =  $3.0V_{DC}$  and driving a  $32\Omega$  single-ended load to a  $26mW_{RMS}$  output level the distortion (THD+N) of the LM4921 will be less than 0.5%. The LM4921 also features a programmable 32-step digital volume control accessed through an SPI interface.

Boomer audio power amplifiers were designed specifically to provide high quality output power with a minimal amount of external components. It is, therefore, ideally suited for mobile phone and other low voltage applications where minimal power consumption is a primary requirement.

The LM4921 features a low-power consumption shutdown mode, and also has an internal thermal shutdown protection mechanism.

#### **PSRR** at 217Hz, $A/DV_{DD} = 3V$ , (Fig. 1) 52dB (typ)

		. –		
$P_{OUT}$ at $AV_{DD}$ = 3.0V, 329	2			
< 0.05% THD			13mW	(typ)
< 0.5% THD			26mW	(typ)
Supply voltage range				
DV <sub>DD</sub>			2.6V to	5.0V
AV <sub>DD</sub> (Note 8)			2.6V to	5.5V

■ Shutdown current 1µA (typ)

### **Features**

- 16-bit resolution stereo DAC
- I<sup>2</sup>S digital audio data serial interface
- SPI serial interface (control register)
- Volume Control (32 steps; 1.5 dB increments)
- Up to 50mW/channel stereo headphone amplifier
- Zero Crossing Detection for Silent Attenuation Steps
- 2.6V<sub>DC</sub> to 5.0V<sub>DC</sub> digital supply voltage range
- 2.6V<sub>DC</sub> to 5.5V<sub>DC</sub> analog supply voltage range (Note 8)
- Unity-gain stable headphone amplifiers
- Available in the 20-bump microSMD package


## **Applications**

- Mobile phones
- PDAs
- Portable electronic devices

Boomer® is a registered trademark of National Semiconductor Corporation.


LM4921

# **Typical Application**



200486F6

FIGURE 1. Typical Audio Amplifier Application Circuit



# LM4921

# LM4921 I/O Pin Descriptions

PIN # (ITL)	PIN NAME	PIN TYPE	PIN DESCRIPTION	
		Input-I, Output-O, Power-P, No Connect-NC		
B1	I2S_CLK	I/O	I2S Clock	
C2	I2S_DATA	I	I2S data	
B2	I2S_WS	I/O	I2S L/R word select	
E3	SPI_CLK	I	SPI clcock	
E4	SPI_DATA	I	SPI data	
D3	SPI_ENABLE	1	SPI Enable	
E2	MCLK/XTAL_IN	1	Master Clock / Xtal input	
D2	XTAL_OUT	0	Xtal output	
C4	BYPASS	I/O	Analog VDD/2 bypass capacitor connection	
			point	
B4	AV <sub>DD</sub>	Р	Analog supply	
A3	AGND	Р	Analog Ground	
C1	DV <sub>DD</sub>	Р	Digital Supply	
A1	GNDD	Р	Digital ground	
D1	VDDX	Р	XTAL Oscillator circuit supply	
E1	GNDX	Р	XTAL Oscillator circuit ground	
B3	HP_L	0	HP left output	
A4	HP_R	0	HP right output	
A2	No Connect	0	Must let float	
C3	No Connect	NC	NC	
D4	No Connect	NC	NC	

# Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	6.0V
Storage Temperature	−65°C to +150°C
Input Voltage	-0.3V to V <sub>DD</sub> + 0.3V
Power Dissipation (Note 3)	Internally Limited
ESD Susceptibility	
Human body model (Note 4)	2000V
Machine model (Note 5)	200V

Junction Temperature Thermal Resistance  $\theta_{\mathsf{JA}}$ 

# **Operating Ratings**

Temperature Range	
$T_{MIN} \leq T_{A} \leq T_{MAX}$	$-40^{\circ}C \le T_A \le 85^{\circ}C$
Supply Voltage	
DV <sub>DD</sub>	$2.6V \le DV_{DD} \le 5.0V$
AV <sub>DD</sub>	$2.6V \leq AV_{DD} \leq 5.5V$

# **Electrical Characteristics DV**<sub>DD</sub> = **3.0V**, **AV**<sub>DD</sub> = **5.0V**, **R**<sub>L</sub> = **32** $\Omega$ (Notes 1, 2) The following specifications apply for the circuit shown in Figure 1 unless otherwise specified. Limits apply for T<sub>A</sub> = 25°C.

			LM	4921		
Symbol	Parameter	Conditions	Typical	Limit	Units	
			(Note 6)	(Notes 7, 9)	(Limits)	
DV <sub>DD</sub>	Digital Power Supply Voltage	Note 8	3.0		V	
AV <sub>DD</sub>	Analog Power Supply Voltage	Note 8	5.0		V	
DI <sub>DD</sub>	Digital Power Supply Quiescent Current	$R_{Load} = \infty, f_{MLCK} = 11.2896MHz$	3.5	7.5	mA (max)	
Al <sub>dd</sub>	Analog Power Supply Quiescent Current	$R_{Load} = \infty, f_{MCLK} = 0MHz$	6	10	mA (max)	
I <sub>SD</sub>	Total Shutdown Power Supply Current	SHUTDOWN SPI bits 1 & 2 set to logic 0, SPI, M <sub>CLK</sub> and I <sup>2</sup> S inputs at GND	1	5	uA(max)	
I <sub>SB</sub>	Standby Current	Analog and Digital together All clocks off	25		uA	
V <sub>FS</sub>	V <sub>FS</sub> Full-Scale Output Voltage Gain set at max		3.5		V <sub>P-P</sub>	
THD+N	Total Harmonic Distortion + Noise	$f_{IN} = 1 kHz$ , $P_{OUT} = 12mW$ (Vol Control = 11111, I <sup>2</sup> S input adj to get 12mW at output)	0.03		%	
Po	Headphone Amplifier Output Power	THD = (0.5%), f <sub>OUT</sub> = 1kHz	50	40	mW (min)	
PSRR	Power Supply Rejection Ratio	$AV_{DD} C_{BYPASS} = 2.0 \mu F$ $V_{RIPPLE} = 200 mV_{P-P} 217 Hz$	62	45	dB (min)	
SNR	Signal-to-Noise Ratio	$f_{IN} = 1 \text{kHz}$ sinewave at -60dB <sub>FS</sub> , A-weighted- $f_{CONV} = 44.1 \text{kHz}$	82		dB	
DR	Dynamic Range	f <sub>IN</sub> = 1kHz sinewave at -60dB <sub>FS</sub> , A-weighted	84		dB	
$\Delta A_{CH-CH}$	Channel-to-Channel Gain Mismatch	f <sub>IN</sub> = 1kHz	0.06		dB	
X <sub>talk</sub>	Channel-to-Channel Crosstalk	$f_{CONV} = 44.1$ kHz, $f_{IN} = 1$ kHz sinewave at -3dB <sub>FS</sub>	72		dB	
	Volume Control Range	Minimum Attenuation	+3.0		dB	
		Maximum Attenuation	-43.5		dB	
	Volume Control Control Step Size		1.5		dB	
	Mute Attenuation		-102		dB	

LM4921

150°C

60°C/W

LM4921

# **Electrical Characteristics DV**<sub>DD</sub> = 3.0V, $AV_{DD}$ = 3.0V, $R_L$ = 32 $\Omega$ (Notes 1, 2) The following specifications apply for the circuit shown in Figure 1 unless otherwise specified. Limits apply for T<sub>A</sub> = 25°C.

			LM	4921		
Symbol	Parameter	Conditions	Typical	Limit	Units (Limite)	
			(Note 6)	(Notes 7, 9)	(Limits)	
DV <sub>DD</sub>	Digital Power Supply Voltage	Note 8	3.0		V	
AV <sub>DD</sub>	Analog Power Supply Voltage	Note 8	3.0		V	
DI <sub>DD</sub>	Digital Power Supply Quiescent Current	$R_{Load} = \infty$ , $f_{MLCK} = 11.2896MHz$	3.5	7.5	mA (max)	
AI <sub>DD</sub>	Analog Power Supply Quiescent Current	$R_{Load} = \infty, f_{MCLK} = 0MHz$	5	9.0	mA (max)	
I <sub>SD</sub>	Total Shutdown Power Supply Current	SHUTDOWN SPI bits 1 & 2 set to logic 0, SPI, M <sub>CLK</sub> and I <sup>2</sup> S inputs at GND	1		uA(max)	
I <sub>SB</sub>	Standby Current	Analog and Digital together All clocks off	15		uA	
V <sub>FS</sub>	Full-Scale Output Voltage	Gain set at max	2.6		V <sub>P-P</sub>	
THD+N	Total Harmonic Distortion + Noise	$f_{IN} = 1 kHz$ , $P_{OUT} = 12mW$ (Vol Cont = 11011, I <sup>2</sup> S input adj to get 12mW at output)	0.05		%	
Po	Headphone Amplifier Output Power	THD = (0.5%), f <sub>OUT</sub> = 1kHz	26		mW (min)	
PSRR	Power Supply Rejection Ratio	$AV_{DD} C_{BYPASS} = 2.0 \mu F$ $V_{RIPPLE} = 200 m V_{P-P} 217 Hz$	52		dB (min)	
SNR	Signal-to-Noise Ratio	$f_{IN} = 1 kHz sinewave at -60dB_{FS},$ A-weighted- $f_{CONV} = 44.1 kHz$	79		dB	
DR	Dynamic Range	$f_{IN} = 1 kHz$ sinewave at -60dB <sub>FS</sub> , A-weighted	81		dB	
$\Delta A_{CH-CH}$	Channel-to-Channel Gain Mismatch	f <sub>IN</sub> = 1kHz	0.06		dB	
X <sub>talk</sub>	Channel-to-Channel Crosstalk	$f_{CONV} = 44.1$ kHz, $f_{IN} = 1$ kHz sinewave at -3dB <sub>FS</sub>	72		dB	
	Volume Control Range	Minimum Attenuation Maximum Attenuation	0 -43.5		dB dB	
	Volume Control Control Step Size		1.5		dB	
	Mute Attenuation		-100	1	dB	

			LM		
Symbol	Parameter	Conditions	Typical	Limit	Units (Limito)
			(Note 6)	(Notes 7, 9)	(Limits)
	Resolution		16		Bits
<sup>2</sup> S	Audio Data Interface Format	Standard, I <sup>2</sup> S, Left Justified			
MCLK	Master Clock Frequency		11.2896 (256FS)		MHz
CONV	Sampling Clock Frequency Range		44.1	48	kHz
VIL	Digital Input: Logic Low Voltage Level			0.3 X DV <sub>DD</sub>	V (max)
V <sub>IH</sub>	Digital Input: Logic High Voltage Level			0.7 X DV <sub>DD</sub>	V (min)
ES	SPI_ENB Setup Time			20	ns (min)
EH	SPI_ENB Hold Time			20	ns (min)
EL	SPI_ENB Low Time			30	ns (min)
DS	SPI_Data Setup Time			20	ns (min)
DH	SPI_Data Hold Time			20	ns (min)
CS	SPI_CLK Setup Time			20	ns (min)
СН	SPI_CLK High Pulse Width			100	ns (min)
CL	SPI_CLK Low Pulse Width			100	ns (min)
CLK	SPI_CLK Frequency			5	MHz (max)
<sub>CLKI</sub> 2S	I <sup>2</sup> S_CLK Period			50	ns (min)
HII2S	I <sup>2</sup> S_CLK High Pulse Width			20	ns (min)
LOI2S	I <sup>2</sup> S_CLK Low Pulse Width			20	ns (min)
	I <sup>2</sup> S_LRCLK Duty Cycle		50		%
SLRCLK	I <sup>2</sup> S_LRCLK to I <sup>2</sup> S_CLK Setup Time			20	ns (min)
HLRCLK	I <sup>2</sup> S_LRCLK to I <sup>2</sup> S_CLK Hold Time			20	ns (min)
<sub>SDI</sub> 2S	I <sup>2</sup> S_Data to I <sup>2</sup> S_CLK Setup Time			20	ns (min)
HDI <sup>2</sup> S	I <sup>2</sup> S_Data to I <sup>2</sup> S_CLK Hold Time			20	ns (min)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 2: All voltages are measured with respect to the GND pin, unless otherwise specified.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{JMAX}$ ,  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable power dissipation is  $P_{DMAX} = (T_{JMAX} - T_A)/\theta_{JA}$  or the number given in Absolute Maximum Ratings, whichever is lower.

7

**Note 4:** Human body model, 100pF discharged through a  $1.5k\Omega$  resistor.

Note 5: Machine Model, 220pF - 240pF discharged through all pins.

Note 6: Typicals are measured at  $25^{\circ}$ C and represent the parametric norm.

Note 7: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).


Note 8: Best operation is achieved by maintaining 3.0V  $\leq$  AV\_{DD}  $\leq$  5.0V and 3.0V  $\leq$  DV\_{DD}  $\leq$  5.0V.


Note 9: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.


LM4921




# **Typical Performance Characteristics**












THD+N vs Frequency






THD+N vs Output Power

 $R_{L} = 32\Omega$ , 44.1 kHz Sample Rate R & L Channels Shown, Vol = 3dB, Frequency in = 1kHz




Analog V<sub>DD</sub> = 5V, Digital V<sub>DD</sub> = 3V R<sub>L</sub> =  $32\Omega$ , Power Level = 50mWR & L Channels Shown, 44.1kHz Sample Rate



Analog V<sub>DD</sub> = 2.6V, Digital V<sub>DD</sub> = 2.6V R<sub>L</sub> = 32 $\Omega$ , Power Level = 12mW R & L Channels Shown, 44.1kHz Sample Rate

THD+N vs Frequency





0


9


LM4921


# Typical Performance Characteristics (Continued)


















AMPLITUDE (dB) -70 -100 -130 20 100 1k 10k 20k FREQUENCY (Hz) 200486F7 Analog  $V_{DD}$  = 3V, Digital  $V_{DD}$  = 3V



www.national.com

# **Application Information**

#### SPI OPERATIONAL DESCRIPTION

The serial data bits are organized into a field which contains 16 bits of data defined by TABLE 1. Bits 1 & 2 determine the output mode of the LM4921 as shown in TABLE 2. Bits 7 through 11 determine the volume level setting as illustrated by TABLE 3. Bit 12 sets the Bypass capacitor charging time.

BIT #	Default Val	Function	Description			
0 (LSB)	0	RESET_B	RESET_B = 0, Resets the DAC			
			Must be high for the part to run.			
1	0	MODE CONTROL	See Table 2			
2	0	MODE CONTROL	See Table 2			
3	0	MASTER/SLAVE	0 = SLAVE, 1 = MASTER			
4	0	RESOLUTION	0 = 16 bit, 1 = 32 bit			
5	0	RESERVED	Should always be set to '1'			
6	0	ZERO CROSSING SET	0 = ZXD ENABLE, 1 = ZXD			
			DISABLE			
7	0	VOLUME CONTROL	See Table 3 - Volume Control			
8	0		Settings			
9	0					
10	0					
11	0					
12	0	BYP CHARGE RATE	0 = 1X, 1 = 2X			
13	0	RESERVED				
14	0	RESERVED				
15 (MSB)	0	RESERVED	Should always be set to '0'			

#### Table 1. Bit Allocation

#### MODE CONTROL

Sets the modes as outlined in Table 2.

#### Table 2. Output Mode Selection (Bits 1 & 2 above)

Output Mode #	BIT 2	BIT 1	MODE
0	0	0	SD
1	0	1	STANDBY
2	1	0	MUTE
3	1	1	ACTIVE

Shutdown turns off the part completely for maximum power savings. The Standby mode turns off the clock but still consumes more power than the shutdown mode. However, coming out of standby mode allows the part to turn back on faster than from shutdown. In Mute mode the clocks remain on which uses more power but allows faster recovery and the ability to supply clock signals to other devices which is important when the part is used in master mode. Active mode turns the part on for normal operation.

#### MASTER/SLAVE SELECT

Allows the part to act as a master and supply the clock for the rest of the system or be a slave to the system clock.

#### **RESOLUTION SET**

Sets the resolution to be either 16 or 32 bits of stereo audio information. For most applications this will be set at 16 bits.

#### ZERO CROSSING DETECT SET

This pin turns on the zero crossing detection circuit. With this circuit enabled the part will not allow a volume step change, or shutdown mode, or standby mode to occur until the audio input signal passes through zero. This pin should be set to on for most applications.

#### VOLUME CONTROL

The internal Stereo Volume Control is set by changing bits 7 through 11 in the SPI interface, as shown in table 3 below. The zero dB setting is for 3V VDD operation and the +3dB is for 5V VDD.

[	la	ble 3. Volume Cont	roi Settings	1	1
Gain (dB)	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7
HP_L & HP_R	Bit II	Bit To	BR 5	Dir U	Bit /
-43.5	0	0	0	0	0
-42.0	0	0	0	0	1
-40.5	0	0	0	1	0
-39.0	0	0	0	1	1
-37.5	0	0	1	0	0
-36.0	0	0	1	0	1
-34.5	0	0	1	1	0
-33.0	0	0	1	1	1
-31.5	0	1	0	0	0
-30.0	0	1	0	0	1
-28.5	0	1	0	1	0
-27.0	0	1	0	1	1
-25.5	0	1	1	0	0
-24.0	0	1	1	0	1
-22.5	0	1	1	1	0
-21.0	0	1	1	1	1
-19.5	1	0	0	0	0
-18.0	1	0	0	0	1
-16.5	1	0	0	1	0
-15.0	1	0	0	1	1
-13.5	1	0	1	0	0
-12.0	1	0	1	0	1
-10.5	1	0	1	1	0
-9.0	1	0	1	1	1
-7.5	1	1	0	0	0
-6.0	1	1	0	0	1
-4.5	1	1	0	1	0
-3.0	1	1	0	1	1
-1.5	1	1	1	0	0
0.0	1	1	1	0	1
1.5	1	1	1	1	0
3.0	1	1	1	1	1

#### Table 3. Volume Control Settings

#### **BYPASS CHARGE RATE BIT 12**

This control pin allows the user to change the Bypass Capacitor's charge rate by a factor of two. Setting this bit at zero will set the circuit to it's normal 1x rate. Setting the bit to High will double the charge rate and allow the part to turn on faster with a slight degradation in turn on click/pop noise.

#### SPI CONTROL INTERFACE BUS (J1)

SPI DATA: This is the serial data pin.

SPI CLK: This is the clock input pin.


SPI ENABLE: This is the SPI enable pin.

#### BITS 5, 13,14, and 15

Bits 13, 14, and 15 are all reserve bits and must be set to low/zero/ground.

Bit 5 must be set High.





#### SPI OPERATIONAL REQUIREMENTS

1. The maximum clock rate is 5MHz for the CLK pin.

2. CLK must remain logic-high for at least 100ns (t<sub>CH</sub>) after the rising edge of CLK, and CLK must remain logic-low for at least 100ns (t<sub>CL</sub>) after the falling edge of CLK.

3. Data bits are written to the DATA pin with the least significant bit (LSB) first.

4. The serial data bits are sampled at the rising edge of CLK. Any transition on DATA must occur at least 20ns ( $t_{DS}$ ) before the rising edge of CLK. Also, any transition on DATA must occur at least 20ns ( $t_{DH}$ ) after the rising edge of CLK and stabilize before the next rising edge of CLK.

5. ENABLE should be logic-high only during serial data transmission.

6. ENABLE must be logic-high at least 20ns (t<sub>ES</sub>) before the first rising edge of CLK, and ENABLE has to remain logic-high at least 20ns (t<sub>EH</sub>) after the sixteenth rising edge of CLK.

7. If ENABLE remains logic-low for more than 10ns before all 16 bits are transmitted then the data latch will be aborted.

8. If ENABLE is logic-high for more than 16 CLK pulses then only the first 16 data bits will be latched and activated at rising edge of sixteenth CLK.

9. ENABLE must remain logic-low for at least 30ns (t<sub>EL</sub> ).

10. Coincidental rising or falling edges of CLK and ENABLE are not allowed. If CLK is to be held logic-high after the data transmission, the falling edge of CLK must occur at least 20ns ( $t_{\rm CS}$ ) before ENABLE transitions to logic-high for the next set of data.

#### I2S INTERFACE BUS (J2 - Fig 2)

The I2S standard provides a uni-directional serial interface designed specifically for digital audio. For the LM4921, the interface provides access to a 48kHz, 16 bit full-range stereo

audio DAC. This interface uses a three wire system of clock (I2S\_CLK), data (I2S\_DATA), and word select (I2S\_WS, sometimes called Right/Left Select).

A bit clock (I2S\_CLK) at 32 or 64 times the sample frequency is established by the I2S system master and the word select (I2S\_WS) line is driven at a frequency equal to the sampling rate of the audio data, in this case 48kHz. The word line is registered to change on the negative edge of the bit clock. The serial data (I2S\_DATA) is sent MSB first, again registers on the negative edge of the bit clock, delayed by 1 bit clock cycle relative to the changing of the word line (typical I<sup>2</sup>S format).

#### MCLK/XTAL\_IN (S1 MCLK SEL - Fig 2)

This is the input for an external Master Clock. The jumper at S1 must be removed (disconnecting the onboard crystal from the circuit) when using an external Master Clock.

#### STEREO HEADPHONE OUTPUT JACK (J3 - Fig 2)

This is the stereo headphone output. Each channel is singleended, with 100uF DC output blocking capacitors mounted on the demo board (C6 and C7). These capacitors are necessary to block the 1/2 VDD DC bias and prevent it from flowing through the headphone speakers (DC current will destroy most audio speakers) while allowing the audio ac signal to pass through. The jack features a typical stereo headphone pinout.

#### LM4921ITL DEMO BOARD OPERATION

The LM4921ITL demo board is a complete evaluation platform (Note 10), designed to give easy access to the control pins of the part and comprise all the necessary external passive components. There are separate analog and digital supply connectors, SPI interface bus (J1) for the control lines, I<sup>2</sup>S interface bus (J2) for full-range digital audio, stereo headphone output (J3), and an external MCLK input (P1) for use in place of the crystal on the demoboard.






FIGURE 2. LM4921ITL Demo Board Schematic

Note 10: Parallel Port SPI Interface Card and control software available.

#### DEMO BOARD BILL OF MATERIALS


Natio	National Semiconductor Corporation Bill of Material							
Analo	Analog Audio LM4921ITL20 Eval Board							
Asse	Assembly Part Number: 980011973-100							
Revis	Revision A							
Item	Part Number	Part Description	Qty	Ref Designator				
1	551011973-001	LM4921 Eval Board PCB etch 001	1					
2		LM4921 ITL20 micro SMD 20 Bumps	1	U1				
3		Cer Cap 22pF 50V 10%, size 1206	2	C1, C2				
4		Cer Cap 0.1pF 50V 10%, size 1206	1	C4				
5		Tant Cap 1µF 16V 10%, 3216	3	C3, C5, C8				
6		Tant Cap 220µF 16V 10%, 7243	2	C6, C7				
7		1 meg ohm	1	R1				
8		Crystal 11.2896MHz	1	Y1				
9		Phone Jack 3.5mm Stereo	1	J3				
10		Jumper Header 1X2	2	P1, S1				
11		Jumper Header 1X3	2	J1				
12		Jumper Header 1X5	2	J2				
13		PCB Banana Jack, Black-Mouser 164-6218	4	A GND, D GND, GND (2)				
14		PCB Banana Jack, Red-Mouser 164-6219	4	A VDD, D VDD, HP L, HP R				





Bottom Layer

LM4921



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

Français Tel: +33 (0) 1 41 91 8790

Tel: 81-3-5639-7560

Tel: 1-800-272-9959

www.national.com