

## DESCRIPTION

The GR12883 is a 131072 word by 8 bits (128K x 8) non-volatile CMOS Static Ram, fabricated from advanced silicon gate CMOS technology and a high reliability lithium power cell.

The power down circuit is fully automatic and is referenced at 4.5 volts. At this point the GR12883 is write protected by an internal inhibit function for Data Protection and the memory contents are retained by the lithium power source.

Power down is very fast, this being essential for data integrity, taking a maximum of  $15 \,\mu\text{S}$  (15 microseconds) to power down from 5 volts to 0 volts. This is much faster than system power failure conditions. Therefore there are no special conditions required when installing the GR12883.


The GR12883 can, without external power, retain data almost indefinitely. The limiting factor will be the shelf life of the lithium cell, which is typically ten years. It is possible that this figure may be extended in view of the extremely light duty imposed upon the cell.

## **APPLICATION**

When powered down, the GR12883 is transportable and data can be moved from system to system, this makes it ideal for program development, data collection in data loggers, program changes in process control, automation and robotics and user definable lookup tables, etc.

## **DISPOSAL INSTRUCTIONS**

Do not dispose of non-volatile memory devices by incineration or crushing. Devices may be returned carriage paid to Greenwich Instruments Ltd., for disposal.



UK

Greenwich Instruments Ltd., Meridian House, Park Road, Swanley, Kent. BR8 8AH Tele: 08700 505 404 Fax: 08700 505 405



http://www.greenwichinst.co.uk

the

ISSUE 3 JAN 2006

Greenwich Instruments Ltd., are continually developing their products and reserve the right to alter specifications without prior notice. Standard Terms and Conditions of Sale

## **GR12883 NON-VOLATILE RAM**




A	ABSOLUTE MAX	KIMUM RATINGS	
Symbol	Min	Max	Units
Vdd	- 0.3	7.0	Volts
Vi/o	- 0.3	Vdd + 0.3	Volts
Temp	- 20	+ 70	deg. C


OPERA	ATING (	CONDIT	IONS	
Symbol	Min	Тур	Max	Unit
Vdd	4.75	5.0	5.5	Volts
VTH		4.5		Volts
Vin (1)	2.2			Volts
Vin (0)			0.8	Volts
lin (CE)			1.0	LSTTL Load
lin (any other pin)	-1.0		+ 1.0	μA.
Vout $(1)(lout = -1mA)$	2.4			Volts
Vout $(0)(lout = +2mA)$			0.4	Volts
Idd (Active)		30		mA.
Idd (Deselected)		1.0		mA.
Tcycle			100	nS.
Cin (any pin)		10		pF


		OPER/	ATING MOD	DΕ	`
CE	OE	WR	MODE	D0 - D7	ldd
Н	Χ	Χ	Unsel.	Hi-Z	Deselected
L	Н	Н	Unsel.	Hi-Z	Active
L	L	Н	Read	Dout	Active
L	Χ	L	Write	Din	Active

Р	IN C	ONNE	СТ	ONS			
NC A16 A14 A7 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 GND	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16		32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17	Vdd A15 CE2 WR A13 A8 A9 A11 OE A10 CE1 D7 D6 D5 D4 D3	PIN DES Pin A0-A16 D0-D7 OE CE <sub>1</sub> CE <sub>2</sub> WR Vdd GND NC	Function Address I/P's Data in/out Output Enable Chip Enable Write Enable +5Volt Power Ground No Connect	

	REPLACES
HM628128., M5M	151008.







	TIMING (nS-nano secon	ds)	
	Read Cycle	100	nS
Symbol	Parameter	Min	Max
<sup>t</sup> RC	Read cycle time	100	
<sup>t</sup> ACC	Access time		100
<sup>t</sup> ACS	CE to output valid		100
<sup>t</sup> OE	OE to output valid		50
<sup>t</sup> CLZ	CE to output active	5	
<sup>t</sup> OLZ	OE to output active	5	
<sup>t</sup> OH	Output hold time	10	
<sup>t</sup> CHZ	CE to output disable		35
<sup>t</sup> OHZ	OE to output disable		35
			_
	Write Cycle	100	nS
Symbol	Write Cycle Parameter	100 Min	nS Max
<sup>t</sup> WC	_		_
t <sub>WC</sub>	Parameter	Min	_
<sup>t</sup> WC <sup>t</sup> WP <sup>t</sup> AS	Parameter Write cycle time	<b>Min</b> 100	_
tWC tWP tAS tWR	Parameter Write cycle time Write pulse width	<b>Min</b> 100 75	-
t WC t WP t AS t WR t WHZ	Parameter Write cycle time Write pulse width Address setup time	<b>Min</b> 100 75 0	_
t WC t WP t AS t WR t WHZ t OW	Parameter Write cycle time Write pulse width Address setup time Write recovery time	<b>Min</b> 100 75 0	Мах
t WC t WP t AS t WR t WHZ t OW t DS	Parameter Write cycle time Write pulse width Address setup time Write recovery time WR to output disable	Min 100 75 0	Мах
t WC t WP t AS t WR t WHZ t OW	Parameter Write cycle time Write pulse width Address setup time Write recovery time WR to output disable Output active from WR	Min 100 75 0 0	Мах
t WC t WP t AS t WR t WHZ t OW t DS	Parameter Write cycle time Write pulse width Address setup time Write recovery time WR to output disable Output active from WR Data setup time	Min 100 75 0 0	Мах

- 1.WE must be high during address transitions.2.A Write occurs during the overlap of a low CE<sub>1</sub>, a high CE<sub>2</sub> and a low WE.
- 3.WE is high for a read cycle.

