

Data Sheet February 12, 2007 FN7516.2

# Dual Channel Differential VDSL2 Line Driver

The ISL1539 is to be used for high performance long reach and high speed applications, including ADSL2, ADSL2+, and VDSL2 20dBm.

The ISL1539 is an integral part of the signal chain. The driver has been optimized for flat gain response and reduced harmonic distortion and noise in the bands of interest to improve the overall signal to noise in the system.

These drivers achieve a total harmonic distortion (THD) measurement of typically -60dB MTPR @ 1.1MHz, while consuming typically 10mA per DSL channel of total supply current. This supply current can be set using a resistor on the  $I_{ADJ}$  pin. Two other pins ( $C_0$  and  $C_1$ ) can also be used to adjust supply current to one of four pre-set modes (full-Is, 3/4-Is, 1/2-Is, and full power-down). The ISL1539 operates on  $\pm 5V$  to  $\pm 15V$  supplies and retains its bandwidth and linearity over the complete supply range.

The device is supplied in the small footprint (4mmx5mm) 24 Ld QFN package and is specified for operation over the full -40°C to +85°C temperature range.


### Features


- 450mA output drive capability
- $44.1V_{P-P}$  differential output drive into  $100\Omega$
- -85dBc THD @ 1MHz 2V<sub>P-P</sub>
- High slew rate of 1200V/µs differential
- Bandwidth 80MHz @ A<sub>V</sub> = 10
- Current control pins
- · Channel separation
  - 80dB @ 500kHz
  - 75dB @ 1MHz
  - 60dB @ 4MHz
- Pb-free plus anneal available (RoHS compliant)

## **Applications**

- VDSL2 20dBm
- ADSL2++

## **Pinouts**





ISL1539

## **Ordering Information**

PART NUMBER (Note)	PART MARKING	TAPE & REEL	PACKAGE (Pb-free)	PKG. DWG. #
ISL1539IRZ	1539 IRZ	-	24 Ld QFN	MDP0046
ISL1539IRZ-T7	1539 IRZ	7"	24 Ld QFN	MDP0046
ISL1539IRZ-T13	1539 IRZ	13"	24 Ld QFN	MDP0046
ISL1539IVEZ	1539 IVEZ	-	24 Ld HTSSOP	MDP0048
ISL1539IVEZ-T7	1539 IVEZ	7"	24 Ld HTSSOP	MDP0048
ISL1539IVEZ-T13	1539 IVEZ	13"	24 Ld HTSSOP	MDP0048

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.



## **Absolute Maximum Ratings** $(T_A = +25^{\circ}C)$

V <sub>S</sub> + to V <sub>S</sub> - Supply Voltage	0.3V to +30V
V <sub>S</sub> + Voltage to GND	0.3V to +30V
V <sub>S</sub> - Voltage to GND	30V to +0.3V
Driver V <sub>IN</sub> + Voltage	$\dots$ $V_{S}$ - to $V_{S}$ +
C <sub>0</sub> , C <sub>1</sub> Voltage to GND	0.3V to +6V
I <sub>ADJ</sub> Voltage to GND	0.3V to +4V

Current into any Input 8mA
Output Current from Driver (Static) 50mA
Power Dissipation See Curves
Storage Temperature Range65°C to +150°C
Operating Temperature Range40°C to +85°C
Operating Junction Temperature40°C to +150°C
ESD Rating
Human Body Model (Per MIL-STD-883 Method 3015.7)3kV
Machine Model (Per EIAJ ED-4701 Method C-111) 250V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

## $\textbf{Electrical Specifications} \hspace{0.5cm} \textbf{V}_S = \pm 12 \textbf{V}, \ \textbf{R}_F = 3 \textbf{k} \Omega, \ \textbf{R}_L = 65 \Omega, \ \textbf{I}_{ADJ} = \textbf{C}_0 = \textbf{C}_1 = 0 \textbf{V}, \ \textbf{T}_A = +25 ^{\circ} \textbf{C}. \ \text{Amplifiers tested separately.}$

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CHARAC	TERISTICS		U.	<u>I.</u>		
I <sub>S</sub> + (Full I <sub>S</sub> )	Positive Supply Current per Amplifier	All outputs at 0V, $C_0 = C_1 = 0V$ , $R_{ADJ} = 0$	7.5	10	12.5	mA
I <sub>S</sub> - (Full I <sub>S</sub> )	Negative Supply Current per Amplifier	All outputs at 0V, $C_0 = C_1 = 0V$ , $R_{ADJ} = 0$	-12.4	-9.9	-7.4	mA
I <sub>S</sub> + (3/4 I <sub>S</sub> )	Positive Supply Current per Amplifier	All outputs at 0V, $C_0 = 5V$ , $C_1 = 0V$ , $R_{ADJ} = 0$		7.5		mA
I <sub>S</sub> - (3/4 I <sub>S</sub> )	Negative Supply Current per Amplifier	All outputs at 0V, $C_0 = 5V$ , $C_1 = 0V$ , $R_{ADJ} = 0$		-7.4		mA
I <sub>S</sub> + (1/2 I <sub>S</sub> )	Positive Supply Current per Amplifier	All outputs at 0V, $C_0 = 0V$ , $C_1 = 5V$ , $R_{ADJ} = 0$	3.7	5.1	6.3	mA
I <sub>S</sub> - (1/2 I <sub>S</sub> )	Negative Supply Current per Amplifier	All outputs at 0V, $C_0 = 0V$ , $C_1 = 5V$ , $R_{ADJ} = 0$	-6.2	-5	-3.5	mA
I <sub>S</sub> + (Power-down)	Positive Supply Current per Amplifier	All outputs at 0V, $C_0 = C_1 = 5V$ , $R_{ADJ} = 0$		0.1	0.25	mA
I <sub>S</sub> - (Power-down)	Negative Supply Current per Amplifier	All outputs at 0V, $C_0 = C_1 = 5V$ , $R_{ADJ} = 0$	-0.25	0		mA
I <sub>GND</sub>	GND Supply Current per Amplifier	All outputs at 0V		0.1		mA
INPUT CHARACT	ERISTICS		•			
V <sub>OS</sub>	Input Offset Voltage		-2	+1	+2	mV
ΔV <sub>OS</sub>	V <sub>OS</sub> Mismatch		-5	0	+5	mV
I <sub>B</sub> +	Non-Inverting Input Bias Current		-10		+10	μA
I <sub>B</sub> -	Inverting Input Bias Current		-75		+60	μA
Δl <sub>B</sub> -	I <sub>B</sub> - Mismatch		-15	0	+15	μA
R <sub>OL</sub>	Transimpedance			3		MΩ
e <sub>N</sub>	Input Noise Voltage			2.7		nV/√Hz
i <sub>N</sub>	-Input Noise Current			19		pA/√Hz
V <sub>IH</sub>	Input High Voltage	C <sub>0</sub> and C <sub>1</sub> inputs, with signal	1.8			V
		C <sub>0</sub> and C <sub>1</sub> inputs, without signal	1.6			V
V <sub>IL</sub>	Input Low Voltage	C <sub>0</sub> and C <sub>1</sub> inputs			0.8	V
I <sub>IH0</sub> , I <sub>IH1</sub>	Input High Current for C <sub>0</sub> , C <sub>1</sub>	C <sub>0</sub> = 5V, C <sub>1</sub> = 5V	10		40	μΑ
I <sub>ILO,</sub> I <sub>IL1</sub>	Input Low Current for C <sub>0</sub> or C <sub>1</sub>	$C_0 = 0V, C_1 = 0V$	-15		-4.0	μA

intersil FN7516.2 February 12, 2007

 $\textbf{Electrical Specifications} \qquad \text{$V_S = \pm 12$V, $R_F = 3$k$\Omega$, $R_L = 65$\Omega$, $I_{ADJ} = C_0 = C_1 = 0$V, $T_A = +25$^{\circ}$C. Amplifiers tested separately.} \label{eq:local_l$ 

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT CHARA	CTERISTICS			U.	Į.	
V <sub>OUT</sub>	Loaded Output Swing	$R_L = 100\Omega$		±11.1		V
	(R <sub>L</sub> Single-ended to GND)	$R_L = 50\Omega$ (+)	10.65	10.95		V
		$R_L = 50\Omega$ (-)		-10.95	-10.55	V
		$R_L = 25\Omega (+)$	9.8	10.7		V
		$R_L = 25\Omega$ (-)		-10.7	-9.2	V
I <sub>OL</sub>	Linear Output Current	$A_V = 5$ , $R_L = 10\Omega$ , $f = 100 kHz$ , $THD = -60 dBc$ (10 $\Omega$ single-ended)		450		mA
Гоит	Output Current	$V_{OUT} = 1V$ , $R_L = 1\Omega$		1		Α
DYNAMIC PERFO	ORMANCE					
BW	-3dB Bandwidth	A <sub>V</sub> = +10		80		MHz
HD2 at 200kHz	2nd Harmonic Distortion at 200kHz	$f_C = 200kHz, R_L = 100\Omega, V_{OUT} = 2V_{P-P}$		-90		dBc
HD3 at 200kHz	3rd Harmonic Distortion at 200kHz	$f_C = 200kHz, R_L = 100\Omega, V_{OUT} = 2V_{P-P}$		-94		dBc
THD at 200kHz	Total Harmonic Distortion at 200kHz	$f_C = 200kHz, R_L = 100\Omega, V_{OUT} = 2V_{P-P}$		-89		dBc
HD2 at 1MHz	2nd Harmonic Distortion at 1MHz	$f_C = 1MHz$ , $R_L = 100\Omega$ , $V_{OUT} = 2V_{P-P}$		-86		dBc
		$f_C = 1MHz$ , $R_L = 25\Omega$ , $V_{OUT} = 2V_{P-P}$		-80		dBc
HD3 at 1MHz	3rd Harmonic Distortion at 1MHz	$f_C = 1MHz$ , $R_L = 100\Omega$ , $V_{OUT} = 2V_{P-P}$		-90		dBc
		$f_C = 1MHz$ , $R_L = 25\Omega$ , $V_{OUT} = 2V_{P-P}$		-75		dBc
THD at 1MHz	Total Harmonic Distortion at 1MHz	$f_C = 1MHz$ , $R_L = 100\Omega$ , $V_{OUT} = 2V_{P-P}$		-85		dBc
MTPR	Multi-Tone Power Ratio	26kHz to 1.1MHz, $R_{LINE} = 100Ω$ , $P_{LINE} = 20.4dBM$		-70		dBc
SR	Slewrate (single-ended)	V <sub>OUT</sub> from -8V to +8V measured at ±4V		500		V/µs

## Pin Descriptions

ISL1539IR (QFN24)	ISL1539IVE (HTSSOP24)	PIN NAME	FUNCTION	CIRCUIT
1	4	VINA+	Amplifier A non-inverting input	V <sub>S</sub> +  V <sub>S</sub> -  CIRCUIT 1
2	5	VINB+	Amplifier B non-inverting input	(Reference Circuit 1)
3	6	GND	Ground connection	
4	7	IADJ (Note 1)	Supply current control pin for both DSL channels #1 and #2	V <sub>S</sub> + :
				CIRCUIT 2

## Pin Descriptions (Continued)

ISL1539IR (QFN24)	ISL1539IVE (HTSSOP24)	PIN NAME	FUNCTION	CIRCUIT
5	18, 19	NC	Not connected	
6	8	VINC+	Amplifier C non-inverting input	(Reference Circuit 1)
7	9	VIND+	Amplifier D non-inverting input	(Reference Circuit 1)
8	10	C1CD (Note 2)	DSL channel #2 current control pin	V <sub>S</sub> + V <sub>S</sub> + V <sub>S</sub> + C <sub>OAB</sub> V <sub>S</sub> - I <sub>ADJ</sub>
		0000 (1)	20. 1 1	CIRCUIT 3
9	11	C0CD (Note 2)	DSL channel #2 current control pin	(Reference Circuit 3)
10, 22	1, 12	VS-	Negative supply	
11, 21	13, 24	VS+	Positive supply	
12	14	VOUTD	Amplifier D output	(Reference Circuit 1)
13	15	VIND-	Amplifier D inverting input	(Reference Circuit 1)
14	16	VINC-	Amplifier C inverting input	(Reference Circuit 1)
15	17	VOUTC	Amplifier C output	(Reference Circuit 1)
16		NC/SHIELD		
17	20	VOUTB	Amplifier B output	(Reference Circuit 1)
18	21	VINB-	Amplifier B inverting input	(Reference Circuit 1)
19	22	VINA-	Amplifier A inverting input (Reference Circuit 1)	
20	23	VOUTA	Amplifier A output	(Reference Circuit 1)
23	2	C0AB (Note 3)	DSL channel #1 current control pin	(Reference Circuit 3)
24	3	C1AB (Note 3)	DSL channel #1 current control pin	(Reference Circuit 3)

#### NOTES:

- 1.  $I_{\mbox{ADJ}}$  controls bias current ( $I_{\mbox{S}}$ ) setting for both DSL channels.
- 2. Amplifiers C and D comprise DSL channel #2.  $C_{OCD}$  and  $C_{1CD}$  control  $I_S$  settings for DSL channel #2.
- 3. Amplifiers A and B comprise DSL channel #1.  $C_{0AB}$  and  $C_{1AB}$  control Is settings for DSL channel #1.

## **Typical Performance Curves**




FIGURE 1. FREQUENCY RESPONSE FOR VARIOUS RF (FULL POWER MODE)




FIGURE 2. FREQUENCY RESPONSE FOR VARIOUS RF (HALF POWER MODE)




FIGURE 3. FREQUENCY RESPONSE FOR VARIOUS CL (FULL POWER MODE)




FIGURE 4. COMMON MODE FREQUENCY RESPONSE FOR **VARIOUS RF (FULL POWER MODE)** 




FIGURE 5. 200KHz 2ND AND 3RD HARMONIC DISTORTION vs VOLTAGE OUTPUT (FULL POWER MODE)

6




FIGURE 6. 200kHz 2ND AND 3RD HARMONIC DISTORTION **vs VOLTAGE OUTPUT (HALF POWER MODE)** 

FN7516.2

int<u>ersil</u> February 12, 2007

## Typical Performance Curves (Continued)




FIGURE 7. 1MHz 2ND AND 3RD HARMONIC DISTORTION vs OUTPUT VOLTAGE (FULL POWER MODE)




FIGURE 8. 1MHz 2ND AND 3RD HARMONIC DISTORTION vs OUPUT VOLTAGE (HALF POWER MODE)




FIGURE 9. 3.75MHz 2ND AND 3RD HARMONIC DISTORTION vs OUTPUT VOLTAGE (FULL POWER MODE)




FIGURE 10. 3.75MHz 2ND AND 3RD HARMONIC DISTORTION vs OUTPUT VOLTAGE (HALF POWER MODE)




FIGURE 11. 10MHz 2ND AND 3RD HARMONIC DISTORTION vs OUTPUT VOLTAGE (FULL POWER MODE)




FIGURE 12. TOTAL HARMONIC DISTORTION FOR VARIOUS FREQUENCIES (FULL POWER MODE)

intersil FN7516.2 February 12, 2007

## Typical Performance Curves (Continued)




FIGURE 13. FREQUENCY RESPONSE FOR VARIOUS  $R_{\mbox{\scriptsize ADJ}}$ 




FIGURE 14. SUPPLY CURRENT vs  $R_{\mbox{\scriptsize ADJ}}$  FOR VARIOUS POWER MODE




FIGURE 15. CHANNEL SEPARATION vs FREQUENCY




FIGURE 16. TRANSIMPEDANCE




FIGURE 17. PSRR vs FREQUENCY




FIGURE 18. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE

intersil FN7516.2 February 12, 2007

## Typical Performance Curves (Continued)




FIGURE 19. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

## Application Information

The ISL1539 consists of two sets of high-power line driver amplifiers that can be connected for full duplex differential line transmission. The amplifiers are designed to be used with signals up to 30MHz and produce low distortion levels. A typical interface circuit is shown in Figure 20 below.




FIGURE 20. TYPICAL LINE INTERFACE CONNECTION

The amplifiers are wired with one in positive gain and the other in a negative gain configuration to generate a differential output for a single-ended input. They will exhibit very similar frequency responses for gains of three or greater and thus generate very small common-mode outputs over frequency, but for low gains the two drivers RF's need to be adjusted to give similar frequency responses. The positive-gain driver will generally exhibit more bandwidth and peaking than the negative-gain driver.

If a differential signal is available to the drive amplifiers, they may be wired so:




FIGURE 21. DRIVERS WIRED FOR DIFFERENTIAL INPUT

Each amplifier has identical positive gain connections, and optimum common-mode rejection occurs. Further, DC input errors are duplicated and create common-mode rather than differential line errors.

#### **Power Supplies and Dissipation**

Due to the high power drive capability of the ISL1539, much attention needs to be paid to power dissipation. The power that needs to be dissipated in the ISL1539 has two main contributors. The first is the quiescent current dissipation. The second is the dissipation of the output stage.

The quiescent power in the ISL1539 is not constant with varying outputs. In reality, 7mA of the 15mA needed to power the drivers is converted in to output current. Therefore, in the equation below we should subtract the average output current,  $I_O$ , or 7mA, whichever is the lowest. We'll call this term  $I_X$ .

Therefore, we can determine a quiescent current with the following equation:

$$P_{Dquiescent} = V_{S} \times (I_{S} - 2I_{X})$$
 (EQ. 1)

#### where:

- V<sub>S</sub> is the supply voltage (V<sub>S</sub>+ to V<sub>S</sub>-)
- I<sub>S</sub> is the maximum quiescent supply current (I<sub>S</sub>+ + I<sub>S</sub>-)
- $I_X$  is the lesser of  $I_O$  or 7mA (generally  $I_X = 7mA$ )

FN7516.2 February 12, 2007

The dissipation in the output stage has two main contributors. Firstly, we have the average voltage drop across the output transistor and secondly, the average output current. For minimal power dissipation, the user should select the supply voltage and the line transformer ratio accordingly. The supply voltage should be kept as low as possible, while the transformer ratio should be selected so that the peak voltage required from the ISL1539 is close to the maximum available output swing. There is a trade off, however, with the selection of transformer ratio. As the ratio is increased, the receive signal available to the receivers is reduced.

Once the user has selected the transformer ratio, the dissipation in the output stages can be selected with the following equation:

$$P_{Dtransistors} = 2 \times \overline{I_O} \times \left(\frac{V_S}{2} - \overline{V_O}\right)$$
 (EQ. 2)

#### where:

- V<sub>S</sub> is the supply voltage (V<sub>S</sub>+ to V<sub>S</sub>-)
- V<sub>O</sub> is the average output voltage per channel
- · IO is the average output current per channel

The overall power dissipation ( $P_{DISS}$ ) is obtained by adding  $P_{Dquiescent}$  and  $P_{Dtransistor}$ .

Then, the  $\theta_{JA}$  requirement needs to be calculated. This is done using the following equation:

$$\theta_{JA} = \frac{(T_{JUNCT} - T_{AMB})}{P_{DISS}}$$
 (EQ. 3)

#### where:

- T<sub>JUNCT</sub> is the maximum die temperature (+150°C)
- T<sub>AMB</sub> is the maximum ambient temperature
- P<sub>DISS</sub> is the dissipation calculated above
- θ<sub>JA</sub> is the junction to ambient thermal resistance for the package when mounted on the PCB

This  $\theta_{JA}$  value is then used to calculate the area of copper needed on the board to dissipate the power.

The IRE and QFN power packages are designed so that heat may be conducted away from the device in an efficient manner. To disperse this heat, the bottom diepad is internally connected to the mounting platform of the die. Heat flows through the diepad into the circuit board copper, then spreads and convects to air. Thus, the ground plane on the component side of the board becomes the heatsink. This has proven to be a very effective technique.  $\theta_{\mbox{\scriptsize JA}}$  of +30°C/W can be achieved.

#### Single Supply Operation

The ISL1539 can also be powered from a single supply voltage. When operating in this mode, the GND pins can still be connected directly to GND. To calculate power dissipation, the equations in the previous section should be used, with  $V_{\rm S}$  equal to half the supply rail.

#### **Output Loading**

While the drive amplifiers can output in excess of 450mA transiently, the internal metallization is not designed to carry more than 75mA of steady DC current and there is no current-limit mechanism. This allows safely driving rms sinusoidal currents of 2mAx75mA, or 150mA. This current is more than that required to drive line impedances to large output levels, but output short circuits cannot be tolerated. The series output resistor will usually limit currents to safe values in the event of line shorts. Driving lines with no series resistor is a serious hazard.

#### **Power Supplies**

The power supplies should be well bypassed close to the ISL1539. A 3.3µF tantalum capacitor for each supply works well. Since the load currents are differential, they should not travel through the board copper and set up ground loops that can return to amplifier inputs. Due to the class AB output stage design, these currents have heavy harmonic content. If the ground terminal of the positive and negative bypass capacitors are connected to each other directly and then returned to circuit ground, no such ground loops will occur. This scheme is employed in the layout of the EL1537 demonstration board, and documentation can be obtained from the factory.

#### **Power Control Function**

The ISL1539 contains two forms of power control operation. Two digital inputs,  $C_0$  and  $C_1$ , can be used to control the supply current of the ISL1539 drive amplifiers. As the supply current is reduced, the ISL1539 will start to exhibit slightly higher levels of distortion and the frequency response will be limited. The four power modes of the ISL1539 are set up as shown in the table below.


#### **POWER MODES OF THE EL1537**


C <sub>1</sub>	$c_0$	OPERATION				
0	0	I <sub>S</sub> Full Power Mode				
0	1	3/4-I <sub>S</sub> Power Mode				
1	0	1/2-I <sub>S</sub> Power Mode				
1	1	Power Down				


FN7516.2 February 12, 2007

## QFN (Quad Flat No-Lead) Package Family

## 







11

### **MDP0046**

# QFN (QUAD FLAT NO-LEAD) PACKAGE FAMILY (COMPLIANT TO JEDEC MO-220)

•				•		
SYMBOL	QFN44	QFN38	QFN32		TOLERANCE	NOTES
Α	0.90	0.90	0.90	0.90	±0.10	-
A1	0.02	0.02	0.02	0.02	+0.03/-0.02	-
b	0.25	0.25	0.23	0.22	±0.02	-
С	0.20	0.20	0.20	0.20	Reference	-
D	7.00	5.00	8.00	5.00	Basic	-
D2	5.10	3.80	5.80	3.60/2.48	Reference	8
Е	7.00	7.00	8.00	6.00	Basic	-
E2	5.10	5.80	5.80	4.60/3.40	Reference	8
е	0.50	0.50	0.80	0.50	Basic	-
L	0.55	0.40	0.53	0.50	±0.05	-
N	44	38	32	32	Reference	4
ND	11	7	8	7	Reference	6
NE	11	12	8	9	Reference	5


SYMBOL	QFN28	QFN24	Q	FN20	QFN16	TOLER- ANCE	NOTES
Α	0.90	0.90	0.90	0.90	0.90	±0.10	-
A1	0.02	0.02	0.02	0.02	0.02	+0.03/ -0.02	-
b	0.25	0.25	0.30	0.25	0.33	±0.02	-
С	0.20	0.20	0.20	0.20	0.20	Reference	-
D	4.00	4.00	5.00	4.00	4.00	Basic	-
D2	2.65	2.80	3.70	2.70	2.40	Reference	-
Е	5.00	5.00	5.00	4.00	4.00	Basic	-
E2	3.65	3.80	3.70	2.70	2.40	Reference	-
е	0.50	0.50	0.65	0.50	0.65	Basic	-
L	0.40	0.40	0.40	0.40	0.60	±0.05	-
N	28	24	20	20	16	Reference	4
ND	6	5	5	5	4	Reference	6
NE	8	7	5	5	4	Reference	5


Rev 10 12/04


#### NOTES:


- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Tiebar view shown is a non-functional feature.
- 3. Bottom-side pin #1 I.D. is a diepad chamfer as shown.
- 4. N is the total number of terminals on the device.
- NE is the number of terminals on the "E" side of the package (or Y-direction).
- 6. ND is the number of terminals on the "D" side of the package (or X-direction). ND = (N/2)-NE.
- 7. Inward end of terminal may be square or circular in shape with radius (b/2) as shown.
- 8. If two values are listed, multiple exposed pad options are available. Refer to device-specific datasheet.


## HTSSOP (Heat-Sink TSSOP) Family











## MDP0048 HTSSOP (Heat-Sink TSSOP) Family

SYMBOL	14 LD	20 LD	24 LD	28 LD	38 LD	TOLERANCE
Α	1.20	1.20	1.20	1.20	1.20	Max
A1	0.075	0.075	0.075	0.075	0.075	±0.075
A2	0.90	0.90	0.90	0.90	0.90	+0.15/-0.10
b	0.25	0.25	0.25	0.25	0.22	+0.05/-0.06
С	0.15	0.15	0.15	0.15	0.15	+0.05/-0.06
D	5.00	6.50	7.80	9.70	9.70	±0.10
D1	3.2	4.2	4.3	5.0	7.25	Reference
E	6.40	6.40	6.40	6.40	6.40	Basic
E1	4.40	4.40	4.40	4.40	4.40	±0.10
E2	3.0	3.0	3.0	3.0	3.0	Reference
е	0.65	0.65	0.65	0.65	0.50	Basic
L	0.60	0.60	0.60	0.60	0.60	±0.15
L1	1.00	1.00	1.00	1.00	1.00	Reference
N	14	20	24	28	38	Reference

Rev. 2 12/03

#### NOTES:

- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
- Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm per side.
- 3. Dimensions "D" and "E1" are measured at Datum Plane H.
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com