

Title of Change:	NCV7428 Datasheet Update (editorial changes)
Effective date:	19 Jul 2023
Contact information:	Contact your local onsemi Sales Office or Jelle.Genne@onsemi.com
Type of notification:	This Product Bulletin is for notification purposes only. onsemi will proceed with implementation of this change upon publication of this Product Bulletin.
Change Category:	Datasheet Update (editorial changes)
Change Sub-Category(s):	Datasheet/Product Doc change

Sites Affected:

onsemi Sites	External Foundry/Subcon Sites
None	None

Description and Purpose:

Datasheet update from Rev. 7 to Rev. 8
 The change will not impact form, fit, or function of the products.

Correction of data sheet, issuance of errata and editorial changes:

Front page: Case code removed from the package reference section.
 Info on the case code is at the back of the document.

Front page: Marking diagram updated, added decoding of the last two xy digits of the marking 1st line.

Table 3: Ambient temperature removed from Absolute Maximum Ratings table.

Table 4: VOUT5 and VOUT33 removed from Operating Ranges table.

Table 6: LIN Transmitter duty cycle parameters – Added Normal and Low slope clarification to Condition fields.

Case outline information: Updated from 506DG to 507AB as per FPCN22120ZC (switchover DC = 2311).

Throughout document: Minor editorial changes.

No impact on product performance, no impact on electrical characteristics.

	From	To
Datasheet	NCV7428/D, Rev. 7	NCV7428/D, Rev. 8

Front page: Case code removed from the package reference section

Front page: Added decoding of the last two xy digits of the marking 1st line

MARKING DIAGRAMS

8 1

NV7428xx
ALYW*

1 1

NV7428xx
ALYW*

Legend:

- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
- * = Pb-Free Package

(Note: Microdot may be in either location)

MARKING DIAGRAMS

8 1

NV7428xy
ALYW*

1 1

NV74
28xy
ALYW*

Legend:

- NV7428 = Specific Device Code
- x = - : Normal slope
- L = Low slope
- Y = 3-3.3 V VOUT
- S = 5.0 V VOUT
- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
- * = Pb-Free Package

(Note: Microdot may be in either location)

Table 3: Ambient temperature removed from Absolute Maximum Ratings table

Table 3. ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Min	Max	Units
V _S	Maximum DC voltage at V _S pin	-0.3	45	V
V _{OUT}	Maximum voltage at V _{OUT} pin	-0.3	6	V
V _{LIN}	Maximum voltage at LIN bus pin	-45	45	V
V _{Dig_IO_inputs}	Maximum voltage at digital input pins (Tx/D, EN)	-0.3	45	V
V _{Dig_IO_outputs}	Maximum voltage at digital output pins (Rx/D, RSTN)	-0.3	V _{OUT} +0.3	V
T _{AMB}	Ambient temperature range	-40	+125	°C
T _J	Junction temperature range	-40	+170	°C
T _{STG}	Storage temperature range	-55	+150	°C
V _{ESD}	System ESD at pins VS, LIN as per IEC 61000-4-2: 330 Ω / 150 pF (Verified by external test house)		≥ ±14	kV
	Human body model at pins VS, LIN stressed towards GND with 1500 Ω / 100 pF		≥ ±8	kV
	Human body model at all pins as per JESD22-A114 / AEC-Q100-002		≥ ±4	kV
	Charge device model at all pins as per JESD22-C101 / AEC-Q100-011		≥ ±500	V
	Machine model; (200 pF; 0.75 μH; 10 Ω) as per JESD22-A115 / AEC-Q100-003		±200	V
MSL	Moisture Sensitivity Level	SOIC DFN	2 1	-
T _{SLD}	Lead temperature Soldering - Reflow (SMD styles only), Pb-Free (Note 1)		260	°C

Table 3. ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Min	Max	Units
V _S	Maximum DC voltage at V _S pin	-0.3	45	V
V _{OUT}	Maximum voltage at V _{OUT} pin	-0.3	6	V
V _{LIN}	Maximum voltage at LIN bus pin	-45	45	V
V _{Dig_IO_inputs}	Maximum voltage at digital input pins (Tx/D, EN)	-0.3	45	V
V _{Dig_IO_outputs}	Maximum voltage at digital output pins (Rx/D, RSTN)	-0.3	V _{OUT} +0.3	V
T _J	Junction temperature range	-40	+170	°C
T _{STG}	Storage temperature range	-55	+150	°C
V _{ESD}	System ESD at pins VS, LIN as per IEC 61000-4-2: 330 Ω / 150 pF (Verified by external test house)		≥ ±14	kV
	Human body model at pins VS, LIN stressed towards GND with 1500 Ω / 100 pF		≥ ±8	kV
	Human body model at all pins as per JESD22-A114 / AEC-Q100-002		≥ ±4	kV
	Charge device model at all pins as per JESD22-C101 / AEC-Q100-011		≥ ±500	V
	Machine model; (200 pF; 0.75 μH; 10 Ω) as per JESD22-A115 / AEC-Q100-003		±200	V
MSL	Moisture Sensitivity Level	SOIC DFN	2 1	-
T _{SLD}	Lead temperature Soldering - Reflow (SMD styles only), Pb-Free (Note 1)		260	°C

Table 4: VOUT5 and VOUT33 removed from Operating Ranges table

Table 4. OPERATING RANGES

Symbol	Parameter	Min	Max	Units
V _S	VS operating voltage for parametric operation (Note 2)	5.5	28	V
	VS operating voltage for limited operation (Note 2)	4	28	V
V _{OUT5}	Regulated voltage at V _{OUT} supply output for 5 V versions	4.9	5.1	V
V _{OUT33}	Regulated voltage at V _{OUT} supply output for 3.3 V versions	3.234	3.366	V
I _{VOUT}	Current delivered by the V _{OUT} regulator	70	-	mA
V _{LIN}	Operating voltage at LIN bus pin	0	V _S	V
V _{Dig_IO_inputs}	Operating voltage at digital input pins (Tx/D, EN)	0	5.5	V
V _{Dig_IO_outputs}	Operating voltage at digital output pins (Rx/D, RSTN)	0	V _{OUT}	V

Table 4. OPERATING RANGES

Symbol	Parameter	Min	Max	Units
V _S	VS operating voltage for parametric operation (Note 2)	5.5	28	V
	VS operating voltage for limited operation (Note 2)	4	28	V
I _{VOUT}	Current delivered by the V _{OUT} regulator	70	-	mA
V _{LIN}	Operating voltage at LIN bus pin	0	V _S	V
V _{Dig_IO_inputs}	Operating voltage at digital input pins (Tx/D, EN)	0	5.5	V
V _{Dig_IO_outputs}	Operating voltage at digital output pins (Rx/D, RSTN)	0	V _{OUT}	V

Table 7: LIN Transmitter duty cycle parameters – Added Normal and Low slope clarification to Condition fields

Table 7. AC CHARACTERISTICS (V_S = 5.5 V to 28 V; T_J = -40°C to +150°C; unless otherwise specified. For the transmitter parameters, the following bus loads are considered: L1 = 1 kΩ / 1 nF; L2 = 660 Ω / 6.8 nF; L3 = 500 Ω / 10 nF)


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
LIN TRANSMITTER						
D1	Duty Cycle 1 = I _{BUS_REC(min)} / (2 × I _{BIT})	T _{REC(max)} = 0.744 × V _S T _{DOM(max)} = 0.581 × V _S I _{BIT} = 50 μs V _S = 7 V to 18 V	0.396		0.5	
D2	Duty Cycle 2 = I _{BUS_REC(max)} / (2 × I _{BIT})	T _{REC(min)} = 0.422 × V _S T _{DOM(min)} = 0.284 × V _S I _{BIT} = 50 μs V _S = 7.6 V to 18 V	0.5		0.581	
D3	Duty Cycle 3 = I _{BUS_REC(min)} / (2 × I _{BIT})	T _{REC(max)} = 0.778 × V _S T _{DOM(max)} = 0.616 × V _S I _{BIT} = 96 μs V _S = 7 V to 18 V	0.417		0.5	
D4	Duty Cycle 4 = I _{BUS_REC(max)} / (2 × I _{BIT})	T _{REC(min)} = 0.389 × V _S T _{DOM(min)} = 0.251 × V _S I _{BIT} = 96 μs V _S = 7.6 V to 18 V	0.5		0.590	
t _{fallNS}	LIN falling edge normal slope	Normal Mode; V _S = 12 V			22.5	μs

Table 7. AC CHARACTERISTICS (V_S = 5.5 V to 28 V; T_J = -40°C to +150°C; unless otherwise specified. For the transmitter parameters, the following bus loads are considered: L1 = 1 kΩ / 1 nF; L2 = 660 Ω / 6.8 nF; L3 = 500 Ω / 10 nF)


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
LIN TRANSMITTER						
D1	Duty Cycle 1 = I _{BUS_REC(min)} / (2 × I _{BIT})	Normal slope T _{REC(max)} = 0.744 × V _S T _{DOM(max)} = 0.581 × V _S I _{BIT} = 50 μs V _S = 7 V to 18 V	0.396	-	0.5	-
D2	Duty Cycle 2 = I _{BUS_REC(max)} / (2 × I _{BIT})	Normal slope T _{REC(min)} = 0.422 × V _S T _{DOM(min)} = 0.284 × V _S I _{BIT} = 50 μs V _S = 7.6 V to 18 V	0.5	-	0.581	-
D3	Duty Cycle 3 = I _{BUS_REC(min)} / (2 × I _{BIT})	Normal and Low slope T _{REC(max)} = 0.778 × V _S T _{DOM(max)} = 0.616 × V _S I _{BIT} = 96 μs V _S = 7 V to 18 V	0.417	-	0.5	-
D4	Duty Cycle 4 = I _{BUS_REC(max)} / (2 × I _{BIT})	Normal and Low slope T _{REC(min)} = 0.389 × V _S T _{DOM(min)} = 0.251 × V _S I _{BIT} = 96 μs V _S = 7.6 V to 18 V	0.5	-	0.590	-

Case outline information page updated as per FPCN22120ZC

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS ON Semiconductor ON



MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS ON Semiconductor ON



List of Affected Standard Parts:

Note: Only the standard (off the shelf) part numbers are listed in the parts list. Any custom parts affected by this PCN are shown in the customer specific PCN addendum in the PCN email notification, or on the [PCN Customized Portal](#).

NCV7428D15R2G	NCV7428D13R2G	NCV7428D15R2G
NCV7428D1L3R2G	NCV7428MW5R2G	NCV7428MWL3R2G
NCV7428MWL5R2G	NCV7428MW3R2G	