

Product Change Notification / SYST-26ZASK638

Date:

29-Feb-2024

Product Category:

Ethernet PHYs

PCN Type:

Document Change

Notification Subject:

Data Sheet - KSZ9031MNX Gigabit Ethernet Transceiver with GMII/MII Support

Affected CPNs:

SYST-26ZASK638_Affected_CPN_02292024.pdf SYST-26ZASK638_Affected_CPN_02292024.csv

Notification Text:

SYST-26ZASK638

Microchip has released a new Datasheet for the KSZ9031MNX Gigabit Ethernet Transceiver with GMII/MII Support of devices. If you are using one of these devices please read the document located at KSZ9031MNX Gigabit Ethernet Transceiver with GMII/MII Support.

Data Sheet - KSZ9031MNX Gigabit Ethernet Transceiver with GMII/MII Support

Notification Status: Final

Description of Change:DS00002096G (10-24-23) Section 13.0, "Package Outlines" Package Drawing and Package Dimensions updated. Package Land Pattern added.

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 29 Feb 2024

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

Attachments:

KSZ9031MNX Gigabit Ethernet Transceiver with GMII/MII Support

Please contact your local Microchip sales office with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our PCN home page select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the PCN FAQ section.

If you wish to <u>change your PCN profile</u>, <u>including opt out</u>, please go to the <u>PCN home page</u> select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections. Affected Catalog Part Numbers (CPN)

KSZ9031MNXCA KSZ9031MNXCA-TR KSZ9031MNXCC KSZ9031MNXCC-TR KSZ9031MNXIA KSZ9031MNXIA-TR KSZ9031MNXIC-TR





Gigabit Ethernet Transceiver with GMII/MII Support

Features

- Single-Chip 10/100/1000 Mbps Ethernet Transceiver Suitable for IEEE 802.3 Applications
- GMII/MII Standard Interface with 3.3V/2.5V/1.8V Tolerant I/Os
- Auto-Negotiation to Automatically Select the Highest Link-Up Speed (10/100/1000 Mbps) and Duplex (Half/Full)
- On-Chip Termination Resistors for the Differential Pairs
- On-Chip LDO Controller to Support Single 3.3V Supply Operation
- Jumbo Frame Support Up to 16 KB
- 125 MHz Reference Clock Output
- Energy-Detect Power-Down Mode for Reduced Power Consumption When the Cable is Not Attached
- Wake-On-LAN (WOL) Support with Robust Custom-Packet Detection
- Programmable LED Outputs for Link, Activity, and Speed
- Baseline Wander Correction
- LinkMD TDR-based Cable Diagnostic to Identify Faulty Copper Cabling
- Parametric NAND Tree Support to Detect Faults
 Between Chip I/Os and Board
- · Loopback Modes for Diagnostics
- Automatic MDI/MDI-X Crossover to Detect and Correct Pair Swap at All Speeds of Operation
- Automatic Detection and Correction of Pair Swaps, Pair Skew, and Pair Polarity
- MDC/MDIO Management Interface for PHY Register Configuration
- Interrupt Pin Option
- · Power-Down and Power-Saving Modes
- Operating Voltages
 - Core (DVDDL, AVDDL, AVDDL_PLL): 1.2V (External FET or Regulator)
 - VDD I/O (DVDDH): 3.3V, 2.5V, or 1.8V
 - Transceiver (AVDDH): 3.3V or 2.5V (Commercial Temp.)
- 64-pin QFN (8 mm × 8 mm) Package

Target Applications

- Laser/Network Printer
- Network Attached Storage (NAS)
- · Network Server
- Broadband Gateway
- Gigabit SOHO/SMB Router
- IPTV
- IP Set-Top Box
- Game Console
- IP Camera
- Triple-Play (Data, Voice, Video) Media Center
- Media Converter

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Table of Contents

1.0 Introduction	4
2.0 Pin Description and Configuration	5
2.0 Pin Description and Configuration	13
4.0 Register Descriptions	29
5.0 Operational Characteristics	49
5.0 Electrical Characteristics	50
7.0 Timing Diagrams	54
3.0 Reset Circuit	61
9.0 Reference Circuits — LED Strap-In Pins	63
10.0 Reference Clock - Connection and Selection	64
11.0 On-Chip LDO Controller - MOSFET Selection	
12.0 Magnetic - Connection and Selection	65
13.0 Package Outlines	67
Appendix A: Data Sheet Revision History	70
The Microchip Web Site	71
Customer Change Notification Service	71
Customer Change Notification Service	71
Product Identification System	72

1.0 INTRODUCTION

1.1 General Description

The KSZ9031MNX is a completely integrated triple-speed (10BASE-T/100BASE-TX/1000BASE-T) Ethernet physicallayer transceiver for transmission and reception of data on standard CAT-5 unshielded twisted pair (UTP) cable.

The KSZ9031MNX offers the industry-standard GMII/MII (Gigabit Media Independent Interface/Media Independent Interface) for connection to GMII/MII MACs in Gigabit Ethernet processors and switches for data transfer at 1000 Mbps or 10/100 Mbps.

The KSZ9031MNX reduces board cost and simplifies board layout by using on-chip termination resistors for the four differential pairs and by integrating an LDO controller to drive a low-cost MOSFET to supply the 1.2V core.

The KSZ9031MNX offers diagnostic features to facilitate system bring-up and debugging in production testing and in product deployment. Parametric NAND tree support enables fault detection between KSZ9031MNX I/Os and the board. The LinkMD[®] TDR-based cable diagnostic identifies faulty copper cabling. Remote and local loopback functions verify analog and digital data paths.

The KSZ9031MNX is available in a 64-pin, lead-free QFN package.




FIGURE 1-1: SYSTEM BLOCK DIAGRAM

2.0 PIN DESCRIPTION AND CONFIGURATION






TABLE 2-1: SIGNALS - KSZ9031MNX

Pin Number	Pin Name	Type Note 2-1	Description	
1	AVDDH	Р	3.3V/2.5V (commercial temperature only) analog V _{DD}	
2	TXRXP_A	I/O	Media Dependent Interface[0], positive signal of differential pair 1000BASE-T mode: TXRXP_A corresponds to BI_DA+ for MDI configuration and BI_DB+ for MDI-X configuration, respectively. 10BASE-T/100BASE-TX mode: TXRXP_A is the positive transmit signal (TX+) for MDI configuration and the positive receive signal (RX+) for MDI-X configuration, respectively.	
3	TXRXM_A	I/O	Media Dependent Interface[0], negative signal of differential pair 1000BASE-T mode: TXRXM_A corresponds to BI_DA– for MDI configuration and BI_DB– for MDI-X configuration, respectively. 10BASE-T/100BASE-TX mode: TXRXM_A is the negative transmit signal (TX–) for MDI configuration and the negative receive signal (RX–) for MDI-X configuration, respectively.	
4	AVDDL	Р	1.2V analog V _{DD}	
5	AVDDL	Р	1.2V analog V _{DD}	
6	NC	_	No connect	
7	TXRXP_B	I/O	Media Dependent Interface[1], positive signal of differential pair 1000BASE-T mode: TXRXP_B corresponds to BI_DB+ for MDI configuration and BI_DA+ for MDI-X configuration, respectively. 10BASE-T/100BASE-TX mode: TXRXP_B is the positive receive signal (RX+) for MDI configuration and the positive transmit signal (TX+) for MDI-X configuration, respectively.	
8	TXRXM_B	I/O	Media Dependent Interface[1], negative signal of differential pair 1000BASE-T mode: TXRXM_B corresponds to BI_DB– for MDI configuration and BI_DA– for MDI-X configuration, respectively. 10BASE-T/100BASE-TX mode: TXRXM_B is the negative receive signal (RX–) for MDI configuration and the negative transmit signal (TX–) for MDI-X configuration, respectively.	
9	AGNDH	GND	Analog ground	
10	TXRXP_C	I/O	Media Dependent Interface[2], positive signal of differential pair 1000BASE-T mode: TXRXP_C corresponds to BI_DC+ for MDI configurat and BI_DD+ for MDI-X configuration, respectively. 10BASE-T/100BASE-TX mode: TXRXP_C is not used.	
11	TXRXM_C	I/O	Media Dependent Interface[2], negative signal of differential pair 1000BASE-T mode: TXRXM_C corresponds to BI_DC– for MDI configuration and BI_DD– for MDI-X configuration, respectively. 10BASE-T/100BASE-TX mode: TXRXM_C is not used.	
12	AVDDL	Р	1.2V analog V _{DD}	
13	AVDDL	Р	1.2V analog V _{DD}	

TABLE 2-1:	SIGNALS - KSZ9031MNX	(CONTINUED)
------------	----------------------	-------------

Pin Number	Pin Name	Type Note 2-1	Description					
14	TXRXP_D	I/O	Media Dependent Interface[3], positive signal of differential pair 1000BASE-T mode: TXRXP_D corresponds to BI_DD+ for MDI configuration and BI_DC+ for MDI-X configuration, respectively. 10BASE-T/100BASE-TX mode: TXRXP_D is not used.					
15	TXRXM_D	I/O	Media Dependent Interface[3], negative signal of differential pair 1000BASE-T mode: TXRXM_D corresponds to BI_DD– for MDI configura and BI_DC– for MDI-X configuration, respectively. 10BASE-T/100BASE-TX mode: TXRXM_D is not used.			onfiguration		
16	AVDDH	Р	3.3V/2.5V (commercial te	emperature or	nly) analog V _E	D		
				LED2 output: Programmable LED2 output Config mode: The voltage on this pin is sampled and latched during the power-up/reset process to determine the value of PHYAD[1]. See the Strap- ping Options - KSZ9031MNX section for details. The LED2 pin is programmed by the LED_MODE strapping option (Pin 55), and is defined as follows: Single-LED Mode				
			Link	Pin State		LED Definition		
			Link Off	Н		OFF		
			Link On (any speed)	any speed) L		С	N	
			Tri-Color Dual-LED Mode					
		LED2/ PHYAD1 I/O		Pin State		LED Definition		
17			Link/Activity	LED2	LED1	LED2	LED1	
17	PHYAD1		Link Off	н	н	OFF	OFF	
			1000 Link/No Activity	L	н	ON	OFF	
			1000 Link/Activity (RX, TX)	Toggle	Н	Blinking	OFF	
			100 Link/No Activity	н	L	OFF	ON	
			100 Link/Activity (RX, TX)	н	Toggle	OFF	Blinking	
			10 Link/No Activity	L	L	ON	ON	
			10 Link/Activity (RX, TX)	Toggle	Toggle	Blinking	Blinking	
		For tri-color dual-LED mo indicate 10 Mbps link and		ks in conjunc	tion with LED	1 (Pin 19) to		
18	DVDDH	Р	3.3V, 2.5V, or 1.8V digita	I V _{DD IO}				

KSZ9031MNX

TABLE 2-1: SIGNALS - KSZ9031MNX (CONTINUED)

Pin Number	Pin Name	Type Note 2-1	Description					
			LED1 output: Programmable LED1 output Config mode: The voltage on this pin is sampled and latched during the power-up/reset process to determine the value of PHYAD[0]. See the Strap- ping Options - KSZ9031MNX section for details. PME_N output: Programmable PME_N output (pin option 1). This pin function requires an external pull-up resistor to DVDDH (digital $V_{DD_{-I/O}}$) in a range from 1.0 k Ω to 4.7 k Ω . When asserted low, this pin signals that a WOL event has occurred. This pin is not an open-drain for all operating modes. The LED1 pin is programmed by the LED_MODE strapping option (Pin 55), and is defined as follows:					
			Single-LED Mode					
			Activity	Pin	State	LED De	finition	
			No Activity	ł	Н	0	FF	
			Activity (RX, TX)	Τος	ggle	Blin	king	
LED1/	LED1/		Tri-Color Dual-LED Mode					
19	PHYAD0/ PME_N1	I/O	Link/Activity	Pin State		LED Definition		
				LED2	LED1	LED2	LED1	
			Link Off	Н	Н	OFF	OFF	
			1000 Link/No Activity	L	н	ON	OFF	
			1000 Link/Activity (RX, TX)	Toggle	Н	Blinking	OFF	
			100 Link/No Activity	н	L	OFF	ON	
			100 Link/Activity (RX, TX)	Н	Toggle	OFF	Blinking	
			10 Link/No Activity	L	L	ON	ON	
			10 Link/Activity (RX, TX)			Blinking	Blinking	
		For tri-color dual-LED mode, LED1 works in conjunction with LED2 indicate 10 Mbps link and activity.						
20	DVDDL	Р	1.2V digital V _{DD}					
21	TXD0	I	GMII mode: GMII TXD0 (Transmit Data 0) input MII mode: MII TXD0 (Transmit Data 0) input					
22	TXD1	I	GMII mode: GMII TXD1 (Transmit Data 1) input MII mode: MII TXD1 (Transmit Data 1) input					
23	TXD2	I	GMII mode: GMII TXD2 (Transmit Data 2) input MII mode: MII TXD2 (Transmit Data 2) Input					

Pin Number	Pin Name	Type Note 2-1	Description	
24	TXD3	I	GMII mode: GMII TXD3 (Transmit Data 3) input MII mode: MII TXD3 (Transmit Data 3) input	
25	DVDDL	Р	1.2V digital V _{DD}	
26	TXD4	I	GMII mode: GMII TXD4 (Transmit Data 4) input MII mode: This pin is not used and can be driven high or low.	
27	TXD5	I	GMII mode: GMII TXD5 (Transmit Data 5) input MII mode: This pin is not used and can be driven high or low.	
28	TXD6	I	GMII mode: GMII TXD6 (Transmit Data 6) input MII Mode: This pin is not used and can be driven high or low.	
29	TXD7	I	GMII mode: GMII TXD7 (Transmit Data 7) input MII mode: This pin is not used and can be driven high or low.	
30	DVDDH	Р	3.3V, 2.5V, or 1.8V digital V _{DD_IO}	
31	TX_ER	I	GMII mode: GMII TX_ER (Transmit Error) input MII mode: MII TX_ER (Transmit Error) input If the GMII/MII MAC does not provide the TX_ER output signal, this pin should be tied low.	
32	GTX_CLK	I	GMII mode: GMII GTX_CLK (Transmit Reference Clock) input	
33	TX_EN	I	GMII mode: GMII TX_EN (Transmit Enable) input MII mode: MII TX_EN (Transmit Enable) input	
34	RXD7	0	GMII mode: GMII RXD7 (Receive Data 7) output MII mode: This pin is not used and is driven low.	
35	RXD6	0	GMII mode: GMII RXD6 (Receive Data 6) output MII mode: This pin is not used and is driven low.	
36	DVDDL	Р	1.2V digital V _{DD}	
37	RXD5	0	GMII mode: GMII RXD5 (Receive Data 5) output MII mode: This pin is not used and is driven low.	
38	RXD4	0	GMII mode: GMII RXD4 (Receive Data 4) output MII mode: This pin is not used and is driven low.	
39	RXD3/ MODE3	I/O	GMII mode: GMII RXD3 (Receive Data 3) output MII mode: MII RXD3 (Receive Data 3) output Config mode: The voltage on this pin is sampled and latched during the power-up/reset process to determine the value of MODE3. See the Strapping Options - KSZ9031MNX section for details.	
40	DVDDH	Р	3.3V, 2.5V, or 1.8V digital V _{DD_IO}	
41	RXD2/ MODE2	I/O	GMII mode: GMII RXD2 (Receive Data 2) output MII mode: MII RXD2 (Receive Data 2) output Config mode: The voltage on this pin is sampled and latched during the power-up/reset process to determine the value of MODE2. See the Strapping Options - KSZ9031MNX section for details.	
42	DVDDL	Р	1.2V digital V _{DD}	

KSZ9031MNX

TABLE 2-1: SIGNALS - KSZ9031MNX (CONTINUED)

Pin Number	Pin Name	Type Note 2-1	Description		
43	RXD1/ MODE1	I/O	GMII mode: GMII RXD1 (Receive Data 1) output MII mode: MII RXD1 (Receive Data 1) output Config mode: The voltage on this pin is sampled and latched during the power-up/reset process to determine the value of MODE1. See the Strapping Options - KSZ9031MNX section for details.		
44	RXD0/ MODE0	I/O	GMII mode: GMII RXD0 (Receive Data 0) output MII mode: MII RXD0 (Receive Data 0) output Config mode: The voltage on this pin is sampled and latched during the power-up/reset process to determine the value of MODE0. See the Strapping Options - KSZ9031MNX section for details.		
45	RX_DV/ CLK125_EN	I/O	GMII mode: GMII RX_DV (Receive Data Valid) output MII mode: MII RX_DV (Receive Data Valid) output Config mode: The voltage on this pin is sampled and latched during the power-up/reset process to determine the value of CLK125_EN. See the Strapping Options - KSZ9031MNX section for details.		
46	DVDDH	Р	3.3V, 2.5V, or 1.8V digital V _{DD_IO}		
47	RX_ER	0	GMII mode: GMII RX_ER (Receive Error) output MII mode: MII RX_ER (Receive Error) output		
48	RX_CLK/ PHYAD2	I/O	GMII mode: GMII RX_CLK (Receive Reference Clock) output MII mode: MII RX_CLK (Receive Reference Clock) output Config mode: The voltage on this pin is sampled and latched during the power up/reset process to determine the value of PHYAD[2]. See the Strap- ping Options - KSZ9031MNX section for details.		
49	CRS	0	GMII mode: GMII CRS (Carrier Sense) output MII mode: MII CRS (Carrier Sense) output		
50	MDC	Ipu	Management data clock input This pin is the input reference clock for MDIO (Pin 51).		
51	MDIO	lpu/O	Management data input/output This pin is synchronous to MDC (Pin 50) and requires an external pull-up resistor to DVDDH (digital $V_{DD_{IO}}$) in a range from 1.0 k Ω to 4.7 k Ω .		
52	COL	0	GMII mode: GMII COL (Collision Detected) output MII mode: MII COL (Collision Detected) output		
53	INT_N/ PME_N2	0	Interrupt output: Programmable interrupt output, with Register 1Bh as the Interrupt Control/Status Register, for programming the interrupt conditions and reading the interrupt status. Register 1Fh, Bit [14] sets the interrupt output to active low (default) or active high. PME_N output: Programmable PME_N output (pin option 2). When asserted low, this pin signals that a WOL event has occurred. For Interrupt (when active low) and PME functions, this pin requires an external pull-up resistor to DVDDH (digital $V_{DD_{-}I/O}$) in a range from 1.0 k Ω to 4.7 k Ω . This pin is not an open-drain for all operating modes.		
54	DVDDL	Р	1.2V digital V _{DD}		

Pin Number	Pin Name	Type Note 2-1	Description	
55	CLK125_NDO/ LED_MODE	I/O	125 MHz clock output This pin provides a 125 MHz reference clock output option for use by the MAC. Config mode: The voltage on this pin is sampled during the power-up/reset process to determine the value of LED_MODE. See the <u>Strapping Options</u> - KSZ9031MNX section for details.	
56	RESET_N	Ipu	Chip reset (active low) Hardware pin configurations are strapped-in (sampled and latched) at the de- assertion (rising edge) of RESET_N. See the Strapping Options - KSZ9031MNX section for details.	
57	TX_CLK	0	MII mode: MII TX_CLK (Transmit Reference Clock) output	
58	LDO_O	0	On-chip 1.2V LDO controller output This pin drives the input gate of a P-channel MOSFET to generate 1.2V for the chip's core voltages. If the system provides 1.2V and this pin is not used, it can be left floating. Note: This pin should never be driven externally.	
59	AVDDL_PLL	Р	1.2V analog V _{DD} for PLL	
60	ХО	0	25 MHz crystal feedback This pin connects to one end of an external 25 MHz crystal. This pin is a no connect if an oscillator or other external (non-crystal) clock source is used.	
61	XI	I	Crystal/Oscillator/External Clock input This pin connects to one end of an external 25 MHz crystal or to the output of an oscillator or other external (non-crystal) clock source. 25 MHz ±50 ppm tolerance	
62	NC	_	No connect This pin is not bonded and can be connected to AVDDH power for footprint compatibility with the KSZ9021GN Gigabit PHY.	
63	ISET	I/O	Set the transmit output level. Connect a 12.1 k Ω 1% resistor to ground on this pin.	
64	AGNDH	GND	Analog ground.	
Paddle	P_GND	GND	Exposed paddle on bottom of chip. Connect P_GND to ground.	
Note 2-1	P = power s	upply	1	

GND = ground

I = input

O = output

I/O = bi-directional

Ipu = Input with internal pull-up (see Electrical Characteristics for value).

Ipu/O = Input with internal pull-up (see Electrical Characteristics for value) during power-up/reset; output pin otherwise.

Pin strap-ins are latched during power-up or reset. In some systems, the MAC receive input pins may be driven during the power-up or reset process, and consequently cause the PHY strap-in pins on the GMII/MII signals to be latched to the incorrect configuration. In this case, external pull-up or pull-down resistors should be added on the PHY strap-in pins to ensure the PHY is configured to the correct pin strap-in mode.

Pin Number	Pin Name	Type Note 2-1	Description The PHY address, PHYAD[2:0], is sampled and latched at power-ureset and is configurable to any value from 0 to 7. Each PHY address bit is configured as follows: Pull-up = 1 Pull-down = 0 PHY Address Bits [4:3] are always set to '00'.		
48 17 19	PHYAD2 PHYAD1 PHYAD0	1/0 1/0 1/0			
			reset and are	:0] strap-in pins are sampled and latched at power-up/ defined as follows:	
			MODE[3:0]	Mode	
			0000	Reserved - not used	
			0001	GMII/MII mode	
	39 MODE3		0010	Reserved - not used	
			0011	Reserved - not used	
			0100	NAND tree mode	
		I/O I/O I/O I/O	0101	Reserved - not used	
41 43	MODE2 MODE1		0110	Reserved - not used	
44	MODE0		0111	Chip power-down mode	
			1000	Reserved - not used	
			1001	Reserved - not used	
			1010	Reserved - not used	
			1011	Reserved - not used	
			1100	Reserved - not used	
			1101	Reserved - not used	
			1110	Reserved - not used	
			1111	Reserved - not used	
45	CLK125_EN	I/O	CLK125_EN is sampled and latched at power-up/reset and is defined as follows: Pull-up (1) = Enable 125 MHz clock output Pull-down (0) = Disable 125 MHz clock output Pin 55 (CLK125_NDO) provides the 125 MHz reference clock output option for use by the MAC.		
55	LED_MODE	I/O	LED_MODE is sampled and latched at power-up/reset and is defined as follows: Pull-up (1) = Single-LED mode Pull-down (0) = Tri-color dual-LED mode		

TABLE 2-2:	STRAPPING OPTIONS - KSZ9031MNX
-------------------	--------------------------------

Note 2-1 I/O = Bi-directional.

3.0 FUNCTIONAL DESCRIPTION

The KSZ9031MNX is a completely integrated triple-speed (10BASE-T/100BASE-TX/1000BASE-T) Ethernet physical layer transceiver solution for transmission and reception of data over a standard CAT-5 unshielded twisted pair (UTP) cable.


The KSZ9031MNX reduces board cost and simplifies board layout by using on-chip termination resistors for the four differential pairs and by integrating an LDO controller to drive a low-cost MOSFET to supply the 1.2V core.

On the copper media interface, the KSZ9031MNX can automatically detect and correct for differential pair misplacements and polarity reversals, and correct propagation delays and re-sync timing between the four differential pairs, as specified in the IEEE 802.3 standard for 1000BASE-T operation.

The KSZ9031MNX provides the GMII/MII interface for connection to GMACs in Gigabit Ethernet processors and switches for data transfer at 10/100/1000Mbps.

Figure 3-1 shows a high-level block diagram of the KSZ9031MNX.

FIGURE 3-1: KSZ9031MNX BLOCK DIAGRAM



3.1 10BASE-T/100BASE-TX Transceiver

3.1.1 100BASE-TX TRANSMIT

The 100BASE-TX transmit function performs parallel-to-serial conversion, 4B/5B coding, scrambling, NRZ-to-NRZI conversion, and MLT-3 encoding and transmission.

The circuitry starts with a parallel-to-serial conversion, which converts the MII data from the MAC into a 125 MHz serial bit stream. The data and control stream is then converted into 4B/5B coding, followed by a scrambler. The serialized data is further converted from NRZ-to-NRZI format, and then transmitted in MLT-3 current output. The output current is set by an external 12.1 k Ω 1% resistor for the 1:1 transformer ratio.

The output signal has a typical rise/fall time of 4 ns and complies with the ANSI TP-PMD standard regarding amplitude balance, and overshoot. The wave-shaped 10BASE-T output is also incorporated into the 100BASE-TX transmitter.

3.1.2 100BASE-TX RECEIVE

The 100BASE-TX receiver function performs adaptive equalization, DC restoration, MLT-3-to-NRZI conversion, data and clock recovery, NRZI-to-NRZ conversion, de-scrambling, 4B/5B decoding, and serial-to-parallel conversion.

The receiving side starts with the equalization filter to compensate for inter-symbol interference (ISI) over the twisted pair cable. Because the amplitude loss and phase distortion are a function of the cable length, the equalizer must adjust its characteristics to optimize performance. In this design, the variable equalizer makes an initial estimation based on comparisons of incoming signal strength against some known cable characteristics, then tunes itself for optimization. This is an ongoing process and self-adjusts against environmental changes such as temperature variations.

Next, the equalized signal goes through a DC-restoration and data-conversion block. The DC-restoration circuit compensates for the effect of baseline wander and improves the dynamic range. The differential data conversion circuit converts the MLT-3 format back to NRZI. The slicing threshold is also adaptive.

The clock-recovery circuit extracts the 125 MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signal into the NRZ format. This signal is sent through the de-scrambler followed by the 4B/ 5B decoder. Finally, the NRZ serial data is converted to the GMII/MII format and provided as the input data to the MAC.

3.1.3 SCRAMBLER/DE-SCRAMBLER (100BASE-TX ONLY)

The purpose of the scrambler is to spread the power spectrum of the signal to reduce electromagnetic interference (EMI) and baseline wander. Transmitted data is scrambled using an 11-bit wide linear feedback shift register (LFSR). The scrambler generates a 2047-bit non-repetitive sequence, then the receiver de-scrambles the incoming data stream using the same sequence as at the transmitter.

3.1.4 10BASE-T TRANSMIT

The 10BASE-T output drivers are incorporated into the 100BASE-TX drivers to allow for transmission with the same magnetic. The drivers perform internal wave-shaping and pre-emphasis, and output signals with typical amplitude of 2.5V peak for standard 10BASE-T mode and 1.75V peak for energy-efficient 10BASE-Te mode. The 10BASE-T/ 10BASE-Te signals have harmonic contents that are at least 31 dB below the fundamental frequency when driven by an all-ones Manchester-encoded signal.

3.1.5 10BASE-T RECEIVE

On the receive side, input buffer and level-detecting squelch circuits are used. A differential input receiver circuit and a phase-locked loop (PLL) perform the decoding function. The Manchester-encoded data stream is separated into clock signal and NRZ data. A squelch circuit rejects signals with levels less than 300 mV or with short pulse widths to prevent noises at the receive inputs from falsely triggering the decoder. When the input exceeds the squelch limit, the PLL locks onto the incoming signal and the KSZ9031MNX decodes a data frame. The receiver clock is maintained active during idle periods between receiving data frames.

The KSZ9031MNX removes all 7 bytes of the preamble and presents the received frame starting with the SFD (start of frame delimiter) to the MAC.


Auto-polarity correction is provided for the receiving differential pair to automatically swap and fix the incorrect +/- polarity wiring in the cabling.

3.2 1000BASE-T Transceiver

The 1000BASE-T transceiver is based-on a mixed-signal/digital-signal processing (DSP) architecture, which includes the analog front-end, digital channel equalizers, trellis encoders/decoders, echo cancelers, cross-talk cancelers, precision clock recovery scheme, and power-efficient line drivers.

Figure 3-2 shows a high-level block diagram of a single channel of the 1000BASE-T transceiver for one of the four differential pairs.

FIGURE 3-2: KSZ9031MNX 1000BASE-T BLOCK DIAGRAM - SINGLE CHANNEL



3.2.1 ANALOG ECHO-CANCELLATION CIRCUIT

In 1000BASE-T mode, the analog echo-cancellation circuit helps to reduce the near-end echo. This analog hybrid circuit relieves the burden of the ADC and the adaptive equalizer.

This circuit is disabled in 10BASE-T/100BASE-TX mode.

3.2.2 AUTOMATIC GAIN CONTROL (AGC)

In 1000BASE-T mode, the automatic gain control (AGC) circuit provides initial gain adjustment to boost up the signal level. This pre-conditioning circuit is used to improve the signal-to-noise ratio of the receive signal.

3.2.3 ANALOG-TO-DIGITAL CONVERTER (ADC)

In 1000BASE-T mode, the analog-to-digital converter (ADC) digitizes the incoming signal. ADC performance is essential to the overall performance of the transceiver.

This circuit is disabled in 10BASE-T/100BASE-TX mode.

3.2.4 TIMING RECOVERY CIRCUIT

In 1000BASE-T mode, the mixed-signal clock recovery circuit together with the digital phase-locked loop is used to recover and track the incoming timing information from the received data. The digital phase-locked loop has very low long-term jitter to maximize the signal-to-noise ratio of the receive signal.

The 1000BASE-T slave PHY must transmit the exact receive clock frequency recovered from the received data back to the 1000BASE-T master PHY. Otherwise, the master and slave will not be synchronized after long transmission. This also helps to facilitate echo cancellation and NEXT removal.

3.2.5 ADAPTIVE EQUALIZER

In 1000BASE-T mode, the adaptive equalizer provides the following functions:

- Detection for partial response signaling
- Removal of NEXT and ECHO noise
- Channel equalization

Signal quality is degraded by residual echo that is not removed by the analog hybrid because of impedance mismatch. The KSZ9031MNX uses a digital echo canceler to further reduce echo components on the receive signal.

In 1000BASE-T mode, data transmission and reception occurs simultaneously on all four pairs of wires (four channels). This results in high-frequency cross-talk coming from adjacent wires. The KSZ9031MNX uses three NEXT cancelers on each receive channel to minimize the cross-talk induced by the other three channels.

In 10BASE-T/100BASE-TX mode, the adaptive equalizer needs only to remove the inter-symbol interference and recover the channel loss from the incoming data.

3.2.6 TRELLIS ENCODER AND DECODER

In 1000BASE-T mode, the transmitted 8-bit data is scrambled into 9-bit symbols and further encoded into 4D-PAM5 symbols. The initial scrambler seed is determined by the specific PHY address to reduce EMI when more than one KSZ9031MNX is used on the same board. On the receiving side, the idle stream is examined first. The scrambler seed, pair skew, pair order, and polarity must be resolved through the logic. The incoming 4D-PAM5 data is then converted into 9-bit symbols and de-scrambled into 8-bit data.

3.3 Auto MDI/MDI-X

The Automatic MDI/MDI-X feature eliminates the need to determine whether to use a straight cable or a crossover cable between the KSZ9031MNX and its link partner. This auto-sense function detects the MDI/MDI-X pair mapping from the link partner, and assigns the MDI/MDI-X pair mapping of the KSZ9031MNX accordingly.

Table 3-1 shows the KSZ9031MNX 10/100/1000 pin configuration assignments for MDI/MDI-X pin mapping.

Pin	MDI			MDI-X		
(RJ-45 Pair)	1000BASE-T	100BASE-T	10BASE-T	1000BASE-T	100BASE-T	10BASE-T
TXRXP/M_A (1, 2)	A+/	TX+/	TX+/	B+/	RX+/–	RX+/–
TXRXP/M_B (3, 6)	B+/–	RX+/-	RX+/-	A+/-	TX+/-	TX+/
TXRXP/M_C (4, 5)	C+/-	Not Used	Not Used	D+/-	Not Used	Not Used
TXRXP/M_D (7, 8)	D+/	Not Used	Not Used	C+/-	Not Used	Not Used

TABLE 3-1: MDI/MDI-X PIN MAPPING

Auto MDI/MDI-X is enabled by default. It is disabled by writing a one to Register 1Ch, Bit [6]. MDI and MDI-X mode is set by Register 1Ch, Bit [7] if Auto MDI/MDI-X is disabled.

An isolation transformer with symmetrical transmit and receive data paths is recommended to support Auto MDI/MDI-X.

3.4 Pair-Swap, Alignment, and Polarity Check

In 1000BASE-T mode, the KSZ9031MNX

- Detects incorrect channel order and automatically restores the pair order for the A, B, C, D pairs (four channels).
- Supports 50 ns ±10 ns difference in propagation delay between pairs of channels in accordance with the IEEE 802.3 standard, and automatically corrects the data skew so the corrected four pairs of data symbols are synchronized.

Incorrect pair polarities of the differential signals are automatically corrected for all speeds.

3.5 Wave Shaping, Slew-Rate Control, and Partial Response

In communication systems, signal transmission encoding methods are used to provide the noise-shaping feature and to minimize distortion and error in the transmission channel.

- For 1000BASE-T, a special partial-response signaling method is used to provide the band-limiting feature for the transmission path.
- · For 100BASE-TX, a simple slew-rate control method is used to minimize EMI.
- For 10BASE-T, pre-emphasis is used to extend the signal quality through the cable.

3.6 PLL Clock Synthesizer

The KSZ9031MNX generates 125 MHz, 25 MHz, and 10 MHz clocks for system timing. Internal clocks are generated from the external 25 MHz crystal or reference clock.

3.7 Auto-Negotiation

The KSZ9031MNX conforms to the auto-negotiation protocol, defined in Clause 28 of the IEEE 802.3 Specification.

Auto-negotiation allows UTP (unshielded twisted pair) link partners to select the highest common mode of operation.

During auto-negotiation, link partners advertise capabilities across the UTP link to each other, and then compare their own capabilities with those they received from their link partners. The highest speed and duplex setting that is common to the two link partners is selected as the operating mode.


The following list shows the speed and duplex operation mode from highest-to-lowest:

- Priority 1: 1000BASE-T, full-duplex
- Priority 2: 1000BASE-T, half-duplex
- Priority 3: 100BASE-TX, full-duplex
- Priority 4: 100BASE-TX, half-duplex
- Priority 5: 10BASE-T, full-duplex
- Priority 6: 10BASE-T, half-duplex

If auto-negotiation is not supported or the KSZ9031MNX link partner is forced to bypass auto-negotiation for 10BASE-T and 100BASE-TX modes, the KSZ9031MNX sets its operating mode by observing the input signal at its receiver. This is known as parallel detection, and allows the KSZ9031MNX to establish a link by listening for a fixed signal protocol in the absence of the auto-negotiation advertisement protocol.

The auto-negotiation link-up process is shown in Figure 3-3.

FIGURE 3-3: AUTO-NEGOTIATION FLOW CHART



For 1000BASE-T mode, auto-negotiation is required and always used to establish a link. During 1000BASE-T autonegotiation, the master and slave configuration is first resolved between link partners. Then the link is established with the highest common capabilities between link partners.

Auto-negotiation is enabled by default after power-up or hardware reset. After that, auto-negotiation can be enabled or disabled through Register 0h, Bit [12]. If auto-negotiation is disabled, the speed is set by Register 0h, Bits [6, 13] and the duplex is set by Register 0h, Bit [8].

If the speed is changed on the fly, the link goes down and either auto-negotiation or parallel detection initiates until a common speed between KSZ9031MNX and its link partner is re-established for a link.

If the link is already established and there is no change of speed on the fly, the changes (for example, duplex and pause capabilities) will not take effect unless either auto-negotiation is restarted through Register 0h, Bit [9], or a link-down to link-up transition occurs (that is, disconnecting and reconnecting the cable).

After auto-negotiation is completed, the link status is updated in Register 1h, Bit [2], and the link partner capabilities are updated in Registers 5h, 6h, and Ah.

The auto-negotiation finite state machines use interval timers to manage the auto-negotiation process. The duration of these timers under normal operating conditions is summarized in Table 3-2.

Auto-Negotiation Interval Timers	Time Duration		
Transmit Burst Interval	16 ms		
Transmit Pulse Interval	68 µs		
FLP Detect Minimum Time	17.2 µs		
FLP Detect Maximum Time	185 µs		
Receive Minimum Burst Interval	6.8 ms		
Receive Maximum Burst Interval	112 ms		
Data Detect Minimum Interval	35.4 µs		
Data Detect Maximum Interval	95 µs		
NLP Test Minimum Interval	4.5 ms		
NLP Test Maximum Interval	30 ms		
Link Loss Time	52 ms		
Break Link Time	1480 ms		
Parallel Detection Wait Time	830 ms		
Link Enable Wait Time	1000 ms		

TABLE 3-2: AUTO-NEGOTIATION TIMERS

3.8 10/100 Mbps Speeds Only

Some applications require link-up to be limited to 10/100 Mbps speeds only.

After power-up/reset, the KSZ9031MNX can be restricted to auto-negotiate and link-up to 10/100 Mbps speeds only by programming the following register settings:

- 1. Set Register 0h, Bit [6] = '0' to remove 1000 Mbps speed.
- 2. Set Register 9h, Bits [9:8] = '00' to remove Auto-Negotiation advertisements for 1000 Mbps full/half duplex.
- 3. Write a '1' to Register 0h, Bit [9], a self-clearing bit, to force a restart of Auto-Negotiation.

Auto-Negotiation and 10BASE-T/100BASE-TX speeds use only differential pairs A (pins 2, 3) and B (pins 7, 8). Differential pairs C (pins 10, 11) and D (pins 14, 15) can be left as no connects.

3.9 GMII Interface

The Gigabit Media Independent Interface (GMII) is compliant to the IEEE 802.3 Specification. It provides a common interface between GMII PHYs and MACs, and has the following key characteristics:

- Pin count is 24 pins (11 pins for data transmission, 11 pins for data reception, and 2 pins for carrier and collision indication).
- 1000 Mbps is supported at both half- and full-duplex.
- · Data transmission and reception are independent and belong to separate signal groups.
- Transmit data and receive data are each 8 bits wide, a byte.

In GMII operation, the GMII pins function as follows:

- The MAC sources the transmit reference clock, GTX_CLK, at 125 MHz for 1000 Mbps.
- The PHY recovers and sources the receive reference clock, RX_CLK, at 125 MHz for 1000 Mbps.
- TX_EN, TXD[7:0], and TX_ER are sampled by the KSZ9031MNX on the rising edge of GTX_CLK.
- RX_DV, RXD[7:0], and RX_ER are sampled by the MAC on the rising edge of RX_CLK.
- CRS and COL are driven by the KSZ9031MNX and do not have to transition synchronously with respect to either GTX_CLK or RX_CLK.

The KSZ9031MNX combines GMII mode with MII mode to form GMII/MII mode to support data transfer at 10/100/ 1000 Mbps. After power-up or reset, the KSZ9031MNX is configured to GMII/MII mode if the MODE[3:0] strap-in pins are set to '0001'. See the Strapping Options - KSZ9031MNX section.

The KSZ9031MNX has the option to output a 125 MHz reference clock on CLK125_NDO (Pin 55). This clock provides a lower-cost reference clock alternative for GMII/MII MACs that require a 125 MHz crystal or oscillator. The 125 MHz clock output is enabled after power-up or reset if the CLK125_EN strap-in pin is pulled high.

The KSZ9031MNX provides a dedicated transmit clock input pin (GTX_CLK, Pin 32) for GMII mode, which is sourced by the MAC for 1000 Mbps speed.

3.9.1 GMII SIGNAL DEFINITION

Table 3-3 describes the GMII signals. Refer to Clause 35 of the IEEE 802.3 Specification for more detailed information.


GMII Signal Name (per spec)	GMII Signal Name (per KSZ9031MNX)	Pin Type (with respect to PHY)	Pin Type (with respect to MAC)	Description
GTX_CLK	GTX_CLK	Input	Output	Transmit Reference Clock (125 MHz for 1000 Mbps)
TX_EN	TX_EN	Input	Output	Transmit Enable
TXD[7:0]	TXD[7:0]	Input	Output	Transmit Data[7:0]
TX_ER	TX_ER	Input	Output	Transmit Error
RX_CLK	RX_CLK	Output	Input	Receive Reference Clock (125 MHz for 1000 Mbps)
RX_DV	RX_DV	Output	Input	Receive Data Valid
RXD[7:0]	RXD[7:0]	Output	Input	Receive Data[7:0]
RX_ER	RX_ER	Output	Input	Receive Error
CRS	CRS	Output	Input	Carrier Sense
COL	COL	Output	Input	Collision Detected

TABLE 3-3: GMII SIGNAL DEFINITION

3.9.2 GMII SIGNAL DIAGRAM

The KSZ9031MNX GMII pin connections to the MAC are shown in Figure 3-4.

FIGURE 3-4: KSZ9031MNX GMII INTERFACE



3.10 MII Interface

The Media Independent Interface (MII) is compliant with the IEEE 802.3 Specification. It provides a common interface between MII PHYs and MACs, and has the following key characteristics:

- Pin count is 16 pins (7 pins for data transmission, 7 pins for data reception, and 2 pins for carrier and collision indication).
- 10 Mbps and 100 Mbps are supported at both half- and full-duplex.
- · Data transmission and reception are independent and belong to separate signal groups.
- Transmit data and receive data are each 4 bits wide, a nibble.

In MII operation, the MII pins function as follows:

- The PHY sources the transmit reference clock, TX_CLK, at 25 MHz for 100 Mbps and 2.5 MHz for 10 Mbps.
- The PHY recovers and sources the receive reference clock, RX_CLK, at 25 MHz for 100 Mbps and 2.5 MHz for 10 Mbps.
- TX_EN, TXD[3:0], and TX_ER are driven by the MAC and transition synchronously with respect to TX_CLK.
- RX_DV, RXD[3:0], and RX_ER are driven by the KSZ9031MNX and transition synchronously with respect to RX_CLK.
- CRS and COL are driven by the KSZ9031MNX and do not have to transition synchronously with respect to either TX_CLK or RX_CLK.

The KSZ9031MNX combines GMII mode with MII mode to form GMII/MII mode to support data transfer at 10/100/ 1000 Mbps. After power-up or reset, the KSZ9031MNX is configured to GMII/MII mode if the MODE[3:0] strap-in pins are set to '0001'. See the Strapping Options - KSZ9031MNX section.

The KSZ9031MNX has the option to output a 125 MHz reference clock on CLK125_NDO (Pin 55). This clock provides a lower-cost reference clock alternative for GMII/MII MACs that require a 125 MHz crystal or oscillator. The 125 MHz clock output is enabled after power-up or reset if the CLK125_EN strap-in pin is pulled high.

The KSZ9031MNX provides a dedicated transmit clock output pin (TX_CLK, Pin 57) for MII mode, which is sourced by the KSZ9031MNX for 10/100 Mbps speed.

3.10.1 MII SIGNAL DEFINITION

Table 3-4 describes the MII signals. Refer to Clause 22 of the IEEE 802.3 Specification for detailed information.


MII Signal Name (per spec)	MII Signal Name (per KSZ9031MNX)	Pin Type (with respect to PHY)	Pin Type (with respect to MAC)	Description
TX_CLK	TX_CLK	Output	Input	Transmit Reference Clock (25 MHz for 100 Mbps, 2.5 MHz for 10 Mbps)
TX_EN	TX_EN	Input	Output	Transmit Enable
TXD[3:0]	TXD[3:0]	Input	Output	Transmit Data[3:0]
TX_ER	TX_ER	Input	Output	Transmit Error
RX_CLK	RX_CLK	Output	Input	Receive Reference Clock (25 MHz for 100 Mbps, 2.5 MHz for 10 Mbps)
RX_DV	RX_DV	Output	Input	Receive Data Valid
RXD[3:0]	RXD[3:0]	Output	Input	Receive Data[3:0]
RX_ER	RX_ER	Output	Input	Receive Error
CRS	CRS	Output	Input	Carrier Sense
COL	COL	Output	Input	Collision Detection

TABLE 3-4: MII SIGNAL DEFINITION

3.10.2 MII SIGNAL DIAGRAM

The KSZ9031MNX MII pin connections to the MAC are shown in Figure 3-5.

FIGURE 3-5: KSZ9031MNX MII INTERFACE



3.11 MII Management (MIIM) Interface

The KSZ9031MNX supports the IEEE 802.3 MII management interface, also known as the Management Data Input/ Output (MDIO) interface. This interface allows upper-layer devices to monitor and control the state of the KSZ9031MNX. An external device with MIIM capability is used to read the PHY status and/or configure the PHY settings. More details about the MIIM interface can be found in Clause 22.2.4 of the IEEE 802.3 Specification.

The MIIM interface consists of the following:

- A physical connection that incorporates the clock line (MDC) and the data line (MDIO).
- A specific protocol that operates across the physical connection mentioned earlier, which allows an external controller to communicate with one or more KSZ9031MNX devices. Each KSZ9031MNX device is assigned a unique PHY address between 0h and 7h by the PHYAD[2:0] strapping pins.
- A 32-register address space for direct access to IEEE-defined registers and vendor-specific registers, and for indirect access to MMD addresses and registers. See the Register Map section.

PHY Address 0h is supported as the unique PHY address only; it is not supported as the broadcast PHY address, which allows for a single write command to simultaneously program an identical PHY register for two or more PHY devices (for example, using PHY Address 0h to set Register 0h to a value of 0x1940 to set Bit [11] to a value of one to enable software power-down). Instead, separate write commands are used to program each PHY device.

Table 3-5 shows the MII management frame format for the KSZ9031MNX.

TABLE 3-5: MII MANAGEMENT FRAME FORMAT FOR THE KSZ9031
--

	Preamble	Start of Frame	Read/Write OP Code	PHY Address Bits [4:0]	REG Address Bits [4:0]	ТА	Data Bits [15:0]	ldle
Read	32 1's	01	10	00AAA	RRRRR	Z0	DDDDDDDD_DDDDDDD	Z
Write	32 1's	01	01	00AAA	RRRRR	10	DDDDDDDD_DDDDDDD	Ζ

3.12 Interrupt (INT_N)

The INT_N pin is an optional interrupt signal that is used to inform the external controller that there has been a status update in the KSZ9031MNX PHY register. Bits [15:8] of Register 1Bh are the interrupt control bits that enable and disable the conditions for asserting the INT_N signal. Bits [7:0] of Register 1Bh are the interrupt status bits that indicate which interrupt conditions have occurred. The interrupt status bits are cleared after reading Register 1Bh.

Bit [14] of Register 1Fh sets the interrupt level to active high or active low. The default is active low.

The MII management bus option gives the MAC processor complete access to the KSZ9031MNX control and status registers. Additionally, an interrupt pin eliminates the need for the processor to poll the PHY for status change.

3.13 LED Mode

The KSZ9031MNX provides two programmable LED output pins, LED2 and LED1, which are configurable to support two LED modes. The LED mode is configured by the LED_MODE strap-in (Pin 55). It is latched at power-up/reset and is defined as follows:

- Pull-Up: Single-LED Mode
- Pull-Down: Tri-Color Dual-LED Mode

Each LED output pin can directly drive an LED with a series resistor (typically 220Ω to 470Ω).

3.13.1 SINGLE-LED MODE

In single-LED mode, the LED2 pin indicates the link status while the LED1 pin indicates the activity status, as shown in Table 3-6.

TABLE 3-6:SINGLE-LED MODE - PIN DEFINITION

LED Pin	Pin State	LED Definition	Link/Activity
LED2	Н	OFF	Link Off
	L	ON	Link On (any speed)
LED1	Н	OFF	No Activity
	Toggle	Blinking	Activity (RX, TX)

3.13.2 TRI-COLOR DUAL-LED MODE

In tri-color dual-LED mode, the link and activity status are indicated by the LED2 pin for 1000BASE-T; by the LED1 pin for 100BASE-TX; and by both LED2 and LED1 pins, working in conjunction, for 10BASE-T. This is summarized in Table 3-7.

TABLE 3-7:TRI-COLOR DUAL-LED MODE - PIN DEFINITION

LED Pi	LED Pin (State)		Definition)	Link/Activity	
LED2	LED1	LED2	LED1		
Н	Н	OFF	OFF	Link Off	
L	Н	ON	OFF	1000 Link/No Activity	
Toggle	Н	Blinking	OFF	1000 Link/Activity (RX, TX)	
Н	L	OFF	ON	100 Link/No Activity	
Н	Toggle	OFF	Blinking	100 Link/Activity (RX, TX)	
L	L	ON	ON	10 Link/No Activity	
Toggle	Toggle	Blinking	Blinking	10 Link/Activity (RX, TX)	

3.14 Loopback Mode

The KSZ9031MNX supports the following loopback operations to verify analog and/or digital data paths.

- Local (digital) loopback
- Remote (analog) loopback


3.14.1 LOCAL (DIGITAL) LOOPBACK

This loopback mode checks the GMII/MII transmit and receive data paths between KSZ9031MNX and external MAC, and is supported for all three speeds (10/100/1000 Mbps) at full-duplex.

The loopback data path is shown in Figure 3-6.

- 1. GMII/MII MAC transmits frames to KSZ9031MNX.
- 2. Frames are wrapped around inside KSZ9031MNX.
- 3. KSZ9031MNX transmits frames back to GMII/MII MAC.

FIGURE 3-6: LOCAL (DIGITAL) LOOPBACK



The following programming steps and register settings are used for local loopback mode.

For 1000 Mbps loopback,

1. Set Register 0h,

- Bit [14] = 1 // Enable local loopback mode
- Bits [6, 13] = 10 // Select 1000 Mbps speed
- Bit [12] = 0 // Disable auto-negotiation
- Bit [8] = 1 // Select full-duplex mode
- 2. Set Register 9h,
 - Bit [12] = 1
 - Bit [11] = 0

// Select slave configuration (required for loopback mode)

// Enable master-slave manual configuration

For 10/100 Mbps loopback,

- 1. Set Register 0h,
 - Bit [14] = 1 // Enable local loopback mode
- Bits [6, 13] = 00 / 01 // Select 10 Mbps/100 Mbps speed
- Bit [12] = 0 // Disable auto-negotiation
- Bit [8] = 1 // Select full-duplex mode

3.14.2 REMOTE (ANALOG) LOOPBACK


This loopback mode checks the line (differential pairs, transformer, RJ-45 connector, Ethernet cable) transmit and receive data paths between KSZ9031MNX and its link partner, and is supported for 1000BASE-T full-duplex mode only.

The loopback data path is shown in Figure 3-7.

- 1. The Gigabit PHY link partner transmits frames to KSZ9031MNX.
- 2. Frames are wrapped around inside KSZ9031MNX.
- 3. KSZ9031MNX transmits frames back to the Gigabit PHY link partner.

KSZ9031MNX

FIGURE 3-7: REMOTE (ANALOG) LOOPBACK



The following programming steps and register settings are used for remote loopback mode.

- 1. Set Register 0h,
 - Bits [6, 13] = 10 // Select 1000 Mbps speed
 - Bit [12] = 0 // Disable auto-negotiation
 - Bit [8] = 1 // Select full-duplex mode

Or just auto-negotiate and link up at 1000BASE-T full-duplex mode with the link partner.

- 2. Set Register 11h,
 - Bit [8] = 1 // Enable remote loopback mode

3.15 LinkMD[®] Cable Diagnostic

The LinkMD function uses time domain reflectometry (TDR) to analyze the cabling plant for common cabling problems, such as open circuits, short circuits, and impedance mismatches.

LinkMD operates by sending a pulse of known amplitude and duration down the selected differential pair, then analyzing the polarity and shape of the reflected signal to determine the type of fault: open circuit for a positive/non-inverted amplitude reflection and short circuit for a negative/inverted amplitude reflection. The time duration for the reflected signal to return provides the approximate distance to the cabling fault. The LinkMD function processes this TDR information and presents it as a numerical value that can be translated to a cable distance.

LinkMD is initiated by accessing Register 12h, the LinkMD – Cable Diagnostic register, in conjunction with Register 1Ch, the Auto MDI/MDI-X register. The latter register is needed to disable the Auto MDI/MDI-X function before running the LinkMD test. Additionally, a software reset (Reg. 0h, Bit [15] = 1) should be performed before and after running the LinkMD test. The reset helps to ensure the KSZ9031MNX is in the normal operating state before and after the test.

3.16 NAND Tree Support

The KSZ9031MNX provides parametric NAND tree support for fault detection between chip I/Os and board. NAND tree mode is enabled at power-up/reset with the MODE[3:0] strap-in pins set to '0100'. Table 3-8 lists the NAND tree pin order.

Description						
Input						
Input						
Input						
Input						
Input						
Input						

 TABLE 3-8:
 NAND TREE TEST PIN ORDER FOR KSZ9031MNX

Pin	Description		
TX_ER	Input		
GTX_CLK	Input		
TX_EN	Input		
RX_DV	Input		
RX_ER	Input		
RX_CLK	Input		
CRS	Input		
COL	Input		
INT_/PME_N2	Input		
MDC	Input		
MDIO	Input		
CLK125_NDO	Output		

TABLE 3-8: NAND TREE TEST PIN ORDER FOR KSZ9031MNX (CONTINUED)

3.17 Power Management

The KSZ9031MNX incorporates a number of power-management modes and features that provide methods to consume less energy. These are discussed in the following sections.

3.17.1 ENERGY-DETECT POWER-DOWN MODE

Energy-detect power-down (EDPD) mode is used to further reduce the transceiver power consumption when the cable is unplugged. It is enabled by writing a one to MMD Address 1Ch, Register 23h, Bit [0], and is in effect when auto-negotiation mode is enabled and the cable is disconnected (no link).

In EDPD Mode, the KSZ9031MNX shuts down all transceiver blocks, except for the transmitter and energy detect circuits. Power can be reduced further by extending the time interval between the transmissions of link pulses to check for the presence of a link partner. The periodic transmission of link pulses is needed to ensure the KSZ9031MNX and its link partner, when operating in the same low-power state and with Auto MDI/MDI-X disabled, can wake up when the cable is connected between them. By default, EDPD mode is disabled after power-up.

3.17.2 SOFTWARE POWER-DOWN MODE

This mode is used to power down the KSZ9031MNX device when it is not in use after power-up. Software power-down (SPD) mode is enabled by writing a one to Register 0h, Bit [11]. In the SPD state, the KSZ9031MNX disables all internal functions, except for the MII management interface. The KSZ9031MNX exits the SPD state after a zero is written to Register 0h, Bit [11].

3.17.3 CHIP POWER-DOWN MODE

This mode provides the lowest power state for the KSZ9031MNX device when it is mounted on the board but not in use. Chip power-down (CPD) mode is enabled after power-up/reset with the MODE[3:0] strap-in pins set to '0111'. The KSZ9031MNX exits CPD mode after a hardware reset is applied to the RESET_N pin (Pin 56) with the MODE[3:0] strap-in pins set to an operating mode other than CPD.

3.18 Wake-On-LAN

Wake-On-LAN (WOL) is normally a MAC-based function to wake up a host system (for example, an Ethernet end device, such as a PC) that is in standby power mode. Wake-up is triggered by receiving and detecting a special packet (commonly referred to as the "magic packet") that is sent by the remote link partner. The KSZ9031MNX can perform the same WOL function if the MAC address of its associated MAC device is entered into the KSZ9031MNX PHY registers for magic-packet detection. When the KSZ9031MNX detects the magic packet, it wakes up the host by driving its power management event (PME) output pin low.

By default, the WOL function is disabled. It is enabled by setting the enabling bit and configuring the associated registers for the selected PME wake-up detection method.

The KSZ9031MNX provides three methods to trigger a PME wake-up:

Magic-packet detection

- Customized-packet detection
- · Link status change detection

3.18.1 MAGIC-PACKET DETECTION

The magic packet's frame format starts with 6 bytes of 0xFFh and is followed by 16 repetitions of the MAC address of its associated MAC device (local MAC device).

When the magic packet is detected from its link partner, the KSZ9031MNX asserts its PME output pin low.

The following MMD Address 2h registers are provided for magic-packet detection:

- Magic-packet detection is enabled by writing a '1' to MMD Address 2h, Register 10h, Bit [6]
- The MAC address (for the local MAC device) is written to and stored in MMD Address 2h, Registers 11h 13h

The KSZ9031MNX does not generate the magic packet. The magic packet must be provided by the external system.

3.18.2 CUSTOMIZED-PACKET DETECTION

The customized packet has associated register/bit masks to select which byte, or bytes, of the first 64 bytes of the packet to use in the CRC calculation. After the KSZ9031MNX receives the packet from its link partner, the selected bytes for the received packet are used to calculate the CRC. The calculated CRC is compared to the expected CRC value that was previously written to and stored in the KSZ9031MNX PHY registers. If there is a match, the KSZ9031MNX asserts its PME output pin low.

Four customized packets are provided to support four types of wake-up scenarios. A dedicated set of registers is used to configure and enable each customized packet.

The following MMD registers are provided for customized-packet detection:

- Each of the four customized packets is enabled via MMD Address 2h, Register 10h,
 - Bit [2] // For customized packets, type 0
 - Bit [3] // For customized packets, type 1
 - Bit [4] // For customized packets, type 2
 - Bit [5] // For customized packets, type 3
- · 32-bit expected CRCs are written to and stored in:
 - MMD Address 2h, Registers 14h 15h // For customized packets, type 0
 - MMD Address 2h, Registers 16h 17h // For customized packets, type 1
 - MMD Address 2h, Registers 18h 19h // For customized packets, type 2
 - MMD Address 2h, Registers 1Ah 1Bh // For customized packets, type 3
- Masks to indicate which of the first 64-bytes to use in the CRC calculation are set in:
 - MMD Address 2h, Registers 1Ch 1Fh // For customized packets, type 0
 - MMD Address 2h, Registers 20h 23h // For customized packets, type 1
 - MMD Address 2h, Registers 24h 27h // For customized packets, type 2
 - MMD Address 2h, Registers 28h 2Bh // For customized packets, type 3

3.18.3 LINK STATUS CHANGE DETECTION

If link status change detection is enabled, the KSZ9031MNX asserts its PME output pin low whenever there is a link status change using the following MMD Address 2h registers bits and their enabled (1) or disabled (0) settings:

- MMD Address 2h, Register 10h, Bit [0] // For link-up detection
- MMD Address 2h, Register 10h, Bit [1] // For link-down detection

The PME output signal is available on either LED1/PME_N1 (Pin 19) or INT_N/PME_N2 (Pin 53), and is selected and enabled using MMD Address 2h, Register 2h, Bits [8] and [10], respectively. Additionally, MMD Address 2h, Register 10h, Bits [15:14] defines the output functions for Pins 19 and 53.

The PME output is active low and requires a 1 k Ω pull-up to the VDDIO supply. When asserted, the PME output is cleared by disabling the register bit that enabled the PME trigger source (magic packet, customized packet, link status change).

3.19 Typical Current/Power Consumption

Table 3-9, Table 3-10, Table 3-11, and Table 3-12 show the typical current consumption by the core (DVDDL, AVDDL, AVDDL_PLL), transceiver (AVDDH) and digital I/O (DVDDH) supply pins, and the total typical power for the entire KSZ9031MNX device for various nominal operating voltage combinations.

Condition	1.2V Core (DVDDL, AVDDL, AVDDL_PLL)	3.3V Transceiver (AVDDH)	3.3V Digital I/O (DVDDH)	Total Chip Power		
1000BASE-T Link-Up (no traffic)	211 mA	66.6 mA	26.0 mA	560 mW		
1000BASE-T Full-Duplex at 100% Utilization	221 mA	65.6 mA	53.8 mA	660 mW		
100BASE-TX Link-Up (no traffic)	60.6 mA	28.7 mA	13.3 mA	211 mW		
100BASE-TX Full-Duplex at 100% Utilization	61.2 mA	28.7 mA	18.0 mA	228 mW		
10BASE-T Link-Up (no traffic)	7.0 mA	17.0 mA	5.7 mA	83 mW		
10BASE-T Full-Duplex at 100% Utilization	7.7 mA	29.3 mA	11.1 mA	143 mW		
Software Power-Down Mode (Reg. 0h.11 = 1)	0.9 mA	4.1 mA	7.1 mA	38 mW		

TABLE 3-9:TYPICAL CURRENT/POWER CONSUMPTION
TRANSCEIVER (3.3V), DIGITAL I/O (3.3V)

TABLE 3-10:TYPICAL CURRENT/POWER CONSUMPTION
TRANSCEIVER (3.3V), DIGITAL I/O (1.8V)

Condition	1.2V Core (DVDDL, AVDDL, AVDDL_PLL)	3.3V Transceiver (AVDDH)	1.8V Digital I/O (DVDDH)	Total Chip Power
1000BASE-T Link-Up (no traffic)	211 mA	66.6 mA	14.2 mA	498 mW
1000BASE-T Full-Duplex at 100% Utilization	221 mA	65.6 mA	29.3 mA	534 mW
100BASE-TX Link-Up (no traffic)	60.6 mA	28.7 mA	7.3 mA	181 mW
100BASE-TX Full-Duplex at 100% Utilization	61.2 mA	28.7 mA	10.0 mA	186 mW
10BASE-T Link-Up (no traffic)	7.0 mA	17.0 mA	3.1 mA	70 mW
10BASE-T Full-Duplex at 100% Utilization	7.7 mA	29.3 mA	6.0 mA	117 mW
Software Power-Down Mode (Reg. 0h.11 = 1)	0.9 mA	4.1 mA	3.7 mA	21 mW

TABLE 3-11:TYPICAL CURRENT/POWER CONSUMPTION
TRANSCEIVER (2.5V; Note 1), DIGITAL I/O (2.5V)

Condition	1.2V Core (DVDDL, AVDDL, AVDDL_PLL)	2.5V Transceiver (AVDDH)	2.5V Digital I/O (DVDDH)	Total Chip Power	
1000BASE-T Link-Up (no traffic)	211 mA	58.6 mA	19.3 mA	448 mW	
1000BASE-T Full-Duplex at 100% Utilization	221 mA	57.6 mA	40.5 mA	510 mW	
100BASE-TX Link-Up (no traffic)	60.6 mA	24.8 mA	10.0 mA	160 mW	
100BASE-TX Full-Duplex at 100% Utilization	61.2 mA	24.8 mA	13.7 mA	170 mW	
10BASE-T Link-Up (no traffic)	7.0 mA	12.5 mA	4.3 mA	50 mW	
10BASE-T Full-Duplex at 100% Utilization	7.7 mA	25.8 mA	8.3 mA	94 mW	
Software Power-Down Mode (Reg. 0h.11 = 1)	0.9 mA	3.0 mA	5.3 mA	22 mW	

Note 1: 2.5V AVDDH is recommended for commercial temperature range (0°C to +70°C) operation only.

TABLE 3-12:TYPICAL CURRENT/POWER CONSUMPTION
TRANSCEIVER (2.5V; Note 1), DIGITAL I/O (1.8V)

Condition	1.2V Core (DVDDL, AVDDL, AVDDL_PLL)	2.5V Transceiver (AVDDH)	1.8V Digital I/O (DVDDH)	Total Chip Power
1000BASE-T Link-Up (no traffic)	211 mA	58.6 mA	14.2 mA	425 mW
1000BASE-T Full-Duplex at 100% Utilization	221 mA	57.6 mA	29.3 mA	462 mW
100BASE-TX Link-Up (no traffic)	60.6 mA	24.8 mA	7.3 mA	148 mW
100BASE-TX Full-Duplex at 100% Utilization	61.2 mA	24.8 mA	10.0 mA	153 mW
10BASE-T Link-Up (no traffic)	7.0 mA	12.5 mA	3.1 mA	45 mW
10BASE-T Full-Duplex at 100% Utilization	7.7 mA	25.8 mA	6.0 mA	85 mW
Software Power-Down Mode (Reg. 0h.11 = 1)	0.9 mA	3.0 mA	3.7 mA	15 mW

Note 1: 2.5V AVDDH is recommended for commercial temperature range (0°C to +70°C) operation only.

4.0 **REGISTER DESCRIPTIONS**

This chapter describes the various control and status registers (CSRs).

4.1 Register Map

The register space within the KSZ9031MNX consists of two distinct areas.

- Standard registers
 // Direct register access
- MDIO Manageable device (MMD) registers // Indirect register access

The KSZ9031MNX supports the following standard registers.

TABLE 4-1: STANDARD REGISTERS SUPPORTED BY KSZ9031MNX

Register Number (hex)	Description	
IEEE-Defined Registers		
Oh	Basic Control	
1h	Basic Status	
2h	PHY Identifier 1	
3h	PHY Identifier 2	
4h	Auto-Negotiation Advertisement	
5h	Auto-Negotiation Link Partner Ability	
6h	Auto-Negotiation Expansion	
7h	Auto-Negotiation Next Page	
8h	Auto-Negotiation Link Partner Next Page Ability	
9h	1000BASE-T Control	
Ah	1000BASE-T Status	
Bh - Ch	Reserved	
Dh	MMD Access – Control	
Eh	MMD Access – Register/Data	
Fh	Extended Status	
Vendor-Specific Registers		
10h	Reserved	
11h	Remote Loopback	
12h	LinkMD Cable Diagnostic	
13h	Digital PMA/PCS Status	
14h	Reserved	
15h	RXER Counter	
16h - 1Ah	Reserved	
1Bh	Interrupt Control/Status	
1Ch	Auto MDI/MDI-X	
1Dh - 1Eh	Reserved	
1Fh	PHY Control	

The KSZ9031MNX supports the following MMD device addresses and their associated register addresses, which make up the indirect MMD registers. These can be seen in Table 4-2.

Device Address (hex)	Register Address (hex)	Description
0h	3h	AN FLP Burst Transmit – LO
011	4h	AN FLP Burst Transmit – HI
1h	5Ah	1000BASE-T Link-Up Time Control
	0h	Common Control
	1h	Strap Status
	2h	Operation Mode Strap Override
	3h	Operation Mode Strap Status
	4h	GMII Control Signal Pad Skew
	8h	GMII Clock Pad Skew
	10h	Wake-On-LAN – Control
	11h	Wake-On-LAN – Magic Packet, MAC-DA-0
	12h	Wake-On-LAN – Magic Packet, MAC-DA-1
_	13h	Wake-On-LAN – Magic Packet, MAC-DA-2
_	14h	Wake-On-LAN – Customized Packet, Type 0, Expected CRC 0
_	15h	Wake-On-LAN – Customized Packet, Type 0, Expected CRC 1
	16h	Wake-On-LAN – Customized Packet, Type 1, Expected CRC 0
	17h	Wake-On-LAN – Customized Packet, Type 1, Expected CRC 1
2h	18h	Wake-On-LAN – Customized Packet, Type 2, Expected CRC 0
	19h	Wake-On-LAN – Customized Packet, Type 2, Expected CRC 1
	1Ah	Wake-On-LAN – Customized Packet, Type 3, Expected CRC 0
	1Bh	Wake-On-LAN – Customized Packet, Type 3, Expected CRC 1
	1Ch	Wake-On-LAN – Customized Packet, Type 0, Mask 0
	1Dh	Wake-On-LAN – Customized Packet, Type 0, Mask 1
	1Eh	Wake-On-LAN – Customized Packet, Type 0, Mask 2
	1Fh	Wake-On-LAN – Customized Packet, Type 0, Mask 3
	20h	Wake-On-LAN – Customized Packet, Type 1, Mask 0
	21h	Wake-On-LAN – Customized Packet, Type 1, Mask 1
	22h	Wake-On-LAN – Customized Packet, Type 1, Mask 2
	23h	Wake-On-LAN – Customized Packet, Type 1, Mask 3

Device Address (hex)	Register Address (hex)	Description
	24h	Wake-On-LAN – Customized Packet, Type 2, Mask 0
	25h	Wake-On-LAN – Customized Packet, Type 2, Mask 1
	26h	Wake-On-LAN – Customized Packet, Type 2, Mask 2
2h	27h	Wake-On-LAN – Customized Packet, Type 2, Mask 3
211	28h	Wake-On-LAN – Customized Packet, Type 3, Mask 0
	29h	Wake-On-LAN – Customized Packet, Type 3, Mask 1
	2Ah	Wake-On-LAN – Customized Packet, Type 3, Mask 2
	2Bh	Wake-On-LAN – Customized Packet, Type 3, Mask 3
10h	4h	Analog Control 4
1Ch	23h	EDPD Control

TABLE 4-2: MMD REGISTERS SUPPORTED BY KSZ9031MNX (CONTINUED)

4.2 Standard Registers

Standard registers provide direct read/write access to a 32-register address space, as defined in Clause 22 of the IEEE 802.3 Specification. Within this address space, the first 16 registers (Registers 0h to Fh) are defined according to the IEEE specification, while the remaining 16 registers (Registers 10h to 1Fh) are defined specific to the PHY vendor.

Address	Name	Description	Mode (Note 4-1)	Default
Register 0h	– Basic Contr	ol		I
0.15	Reset	1 = Software PHY reset 0 = Normal operation This bit is self-cleared after a '1' is written to it.	RW/SC	0
0.14	Loopback	1 = Loopback mode 0 = Normal operation	RW	0
0.13	Speed Select (LSB)	[0.6, 0.13] [1,1] = Reserved [1,0] = 1000 Mbps [0,1] = 100 Mbps [0,0] = 10 Mbps This bit is ignored if auto-negotiation is enabled (Reg. 0.12 = 1).	RW	0
0.12	Auto-Negoti- ation Enable	 1 = Enable auto-negotiation process 0 = Disable auto-negotiation process If enabled, auto-negotiation result overrides settings in Reg. 0.13, 0.8 and 0.6. If disabled, Auto MDI-X is also automatically disabled. Use Register 1Ch to set MDI/MDI-X. 	RW	1

TABLE 4-3: IEEE-DEFINED REGISTER DESCRIPTIONS

KSZ9031MNX

Address	Name	Description	Mode (Note 4-1)	Default
0.11	Power-Down	1 = Power-down mode 0 = Normal operation When this bit is set to '1', the link-down status might not get updated in the PHY register. Software should note link is down and should not rely on the PHY register link status. After this bit is changed from '1' to '0', an internal global reset is automatically generated. Wait a min- imum of 1 ms before read/write access to the PHY registers.	RW	0
0.10	Isolate	1 = Electrical isolation of PHY from GMII/MII 0 = Normal operation	RW	0
0.9	Restart Auto- Negotiation	1 = Restart auto-negotiation process 0 = Normal operation This bit is self-cleared after a '1' is written to it.	RW/SC	0
0.8	Duplex Mode	1 = Full-duplex 0 = Half-duplex	RW	1
0.7	Collision Test	1 = Enable COL test 0 = Disable COL test	RW	0
0.6	Speed Select (MSB)	[0.6, 0.13] [1,1] = Reserved [1,0] = 1000 Mbps [0,1] = 100 Mbps [0,0] = 10 Mbps This bit is ignored if auto-negotiation is enabled (Reg. 0.12 = 1).	RW	Set by MODE[3:0] strapping pins. See the Strapping Options - KSZ9031MNX section for details.
0.5:0	Reserved	Reserved	RO	00_0000
Register 1h	- Basic Status			_
1.15	100BASE-T4	1 = T4 capable 0 = Not T4 capable	RO	0
1.14	100BASE-TX Full-Duplex	1 = Capable of 100 Mbps full-duplex 0 = Not capable of 100 Mbps full-duplex	RO	1
1.13	100BASE-TX Half-Duplex	1 = Capable of 100 Mbps half-duplex 0 = Not capable of 100 Mbps half-duplex	RO	1
1.12	10BASE-T Full-Duplex	1 = Capable of 10 Mbps full-duplex 0 = Not capable of 10 Mbps full-duplex	RO	1
1.11	10BASE-T Half-Duplex	1 = Capable of 10 Mbps half-duplex 0 = Not capable of 10 Mbps half-duplex	RO	1
1.10:9	Reserved	Reserved	RO	00
1.8	Extended Status	1 = Extended status info in Reg. 15h. 0 = No extended status info in Reg. 15h.	RO	1
1.7	Reserved	Reserved	RO	0
1.6	No Preamble	1 = Preamble suppression 0 = Normal preamble	RO	1
1.5	Auto-Negoti- ation Com- plete	1 = Auto-negotiation process completed 0 = Auto-negotiation process not completed	RO	0
1.4	Remote Fault	1 = Remote fault 0 = No remote fault	RO/LH	0

TABLE 4-3: IEEE-DEFINED REGISTER DESCRIPTIONS (CONTINUED)

Address	Name	Description	Mode (Note 4-1)	Default
1.3	Auto-Negoti- ation Ability	1 = Can perform auto-negotiation 0 = Cannot perform auto-negotiation	RO	1
1.2	Link Status	1 = Link is up 0 = Link is down	RO/LL	0
1.1	Jabber Detect	1 = Jabber detected 0 = Jabber not detected (default is low)	RO/LH	0
1.0	Extended Capability	1 = Supports extended capability registers	RO	1
Register 2h	- PHY Identifie	er 1		
2.15:0	PHY ID Num- ber	Assigned to the 3rd through 18th bits of the organi- zationally unique identifier (OUI). KENDIN Commu- nication's OUI is 0010A1h.	RO	0022h
Register 3h	- PHY Identifie	r 2		
3.15:10	PHY ID Num- ber	Assigned to the 19th through 24th bits of the orga- nizationally unique identifier (OUI). KENDIN Com- munication's OUI is 0010A1h.	RO	0001_01
3.9:4	Model Num- ber	Six-bit manufacturer's model number	RO	10_0010
3.3:0	Revision Number	Four-bit manufacturer's revision number	RO	Indicates silicon revision
Register 4h	- Auto-Negotia	ation Advertisement		
4.15	Next Page	1 = Next page capable 0 = No next page capability	RW	0
4.14	Reserved	Reserved	RO	0
4.13	Remote Fault	1 = Remote fault supported 0 = No remote fault	RW	0
4.12	Reserved	Reserved	RO	0
4.11:10	Pause	 [4.11, 4.10] [0,0] = No pause [1,0] = Asymmetric pause (link partner) [0,1] = Symmetric pause [1,1] = Symmetric and asymmetric pause (local device) 	RW	00
4.9	100BASE-T4	1 = T4 capable 0 = No T4 capability	RO	0
4.8	100BASE-TX Full-Duplex	1 = 100 Mbps full-duplex capable 0 = No 100 Mbps full-duplex capability	RW	1
4.7	100BASE-TX Half-Duplex	1 = 100 Mbps half-duplex capable 0 = No 100 Mbps half-duplex capability	RW	1
4.6	10BASE-T Full-Duplex	1 = 10 Mbps full-duplex capable 0 = No 10 Mbps full-duplex capability	RW	1
4.5	10BASE-T Half-Duplex	1 = 10 Mbps half-duplex capable 0 = No 10 Mbps half-duplex capability	RW	1
4.4:0	Selector Field	[00001] = IEEE 802.3	RW	0_0001
Register 5h	- Auto-Negotia	tion Link Partner Ability		
5.15	Next Page	1 = Next page capable 0 = No next page capability	RO	0

Address	Name	Description	Mode (Note 4-1)	Default
5.14	Acknowledge	1 = Link code word received from partner0 = Link code word not yet received	RO	0
5.13	Remote Fault	1 = Remote fault detected 0 = No remote fault	RO	0
5.12	Reserved	Reserved	RO	0
5.11:10	Pause	 [5.11, 5.10] [0,0] = No pause [1,0] = Asymmetric Pause (link partner) [0,1] = Symmetric pause [1,1] = Symmetric and asymmetric pause (local device) 	RW	00
5.9	100BASE-T4	1 = T4 capable 0 = No T4 capability	RO	0
5.8	100BASE-TX Full-Duplex	1 = 100 Mbps full-duplex capable 0 = No 100 Mbps full-duplex capability	RO	0
5.7	100BASE-TX Half-Duplex	1 = 100 Mbps half-duplex capable 0 = No 100 Mbps half-duplex capability	RO	0
5.6	10BASE-T Full-Duplex	1 = 10 Mbps full-duplex capable 0 = No 10 Mbps full-duplex capability	RO	0
5.5	10BASE-T Half-Duplex	1 = 10 Mbps half-duplex capable 0 = No 10 Mbps half-duplex capability	RO	0
5.4:0	Selector Field	[00001] = IEEE 802.3	RO	0_0000
Register 6h	- Auto-Negotia	tion Expansion		
6.15:5	Reserved	Reserved	RO	0000_0000_000
6.4	Parallel Detection Fault	1 = Fault detected by parallel detection0 = No fault detected by parallel detection	RO/LH	0
6.3	Link Partner Next Page Able	1 = Link partner has next page capability 0 = Link partner does not have next page capability	RO	0
6.2	Next Page Able	1 = Local device has next page capability0 = Local device does not have next page capabil- ity	RO	1
6.1	Page Received	1 = New page received 0 = New page not received	RO/LH	0
6.0	Link Partner Auto-Negoti- ation Able	1 = Link partner has auto-negotiation capability0 = Link partner does not have auto-negotiation capability	RO	0
Register 7h	- Auto-Negotia	tion Next Page		
7.15	Next Page	1 = Additional next pages will follow 0 = Last page	RW	0
7.14	Reserved	Reserved	RO	0
7.13	Message Page	1 = Message page 0 = Unformatted page	RW	1
7.12	Acknowl- edge2	1 = Will comply with message 0 = Cannot comply with message	RW	0

TABLE 4-3: IEEE-DEFINED REGISTER DESCRIPTIONS (CONTINUED)

Address	Name	Description	Mode (Note 4-1)	Default
7.11	Toggle	 1 = Previous value of the transmitted link code word equal to logic one 0 = Previous value of the transmitted link code word equal to logic zero 	RO	0
7.10:0	Message Field	11-bit wide field to encode 2048 messages	RW	000_0000_0001
Register 8h	- Link Partner	Next Page Ability		I
8.15	Next Page	1 = Additional next pages will follow 0 = Last page	RO	0
8.14	Acknowledge	1 = Successful receipt of link word0 = No successful receipt of link word	RO	0
8.13	Message Page	1 = Message page 0 = Unformatted page	RO	0
8.12	Acknowl- edge2	1 = Able to act on the information0 = Not able to act on the information	RO	0
8.11	Toggle	 1 = Previous value of transmitted link code word equal to logic zero 0 = Previous value of transmitted link code word equal to logic one 	RO	0
8.10:0	Message Field	_	RO	000_0000_0000
Register 9h	- 1000BASE-T	Control		
9.15:13	Test Mode Bits	Transmitter test mode operations [9.15:13] Mode [000] Normal operation [001] Test mode 1 –Transmit waveform test [010] Test mode 2 –Transmit jitter test in master mode [011] Test mode 3 –Transmit jitter test in slave mode [100] Test mode 4 –Transmitter distortion test [101] Reserved, operations not identified [110] Reserved, operations not identified [111]	RW	000
9.12	Master-Slave Manual Con- figuration Enable	 1 = Enable master-slave manual configuration value 0 = Disable master-slave manual configuration value 	RW	0
9.11	Master-Slave Manual Con- figuration Value	 1 = Configure PHY as master during master-slave negotiation 0 = Configure PHY as slave during master-slave negotiation This bit is ignored if master-slave manual configuration is disabled (Reg. 9.12 = 0). 	RW	0

TABLE 4-3: IEEE-DEFINED REGISTER DESCRIPTIONS (CONTINUE)
--

Address	Name	Description	Mode (Note 4-1)	Default
9.10	Port Type	 1 = Indicate the preference to operate as multi-port device (master) 0 = Indicate the preference to operate as single-port device (slave) This bit is valid only if master-slave manual configuration is disabled (Reg. 9.12 = 0). 	RW	0
9.9	1000BASE-T Full-Duplex	1 = Advertise PHY is 1000BASE-T full-duplex capable 0 = Advertise PHY is not 1000BASE-T full-duplex capable	RW	1
9.8	1000BASE-T Half-Duplex	1 = Advertise PHY is 1000BASE-T half-duplex capable 0 = Advertise PHY is not 1000BASE-T half-duplex capable	RW	1
9.7:0	Reserved	Write as 0, ignore on read	RO	
Register Ah	- 1000BASE-1	Status		-
A.15	Master-Slave Configura- tion Fault	1 = Master-slave configuration fault detected 0 = No master-slave configuration fault detected	RO/LH/SC	0
A.14	Master-Slave Configura- tion Resolu- tion	1 = Local PHY configuration resolved to master0 = Local PHY configuration resolved to slave	RO	0
A.13	Local Receiver Sta- tus	1 = Local receiver OK (loc_rcvr_status = 1) 0 = Local receiver not OK (loc_rcvr_status = 0)	RO	0
A.12	Remote Receiver Sta- tus	1 = Remote receiver OK (rem_rcvr_status = 1) 0 = Remote receiver not OK (rem_rcvr_status = 0)	RO	0
A.11	Link Partner 1000BASE-T Full-Duplex Capability	 1 = Link partner is capable of 1000BASE-T full- duplex 0 = Link partner is not capable of 1000BASE-T full-duplex 	RO	0
A.10	Link Partner 1000BASE-T Half-Duplex Capability	1 = Link partner is capable of 1000BASE-T half- duplex 0 = Link Partner is not capable of 1000BASE-T half-duplex	RO	0
A.9:8	Reserved	Reserved	RO	00
A.7:0	Idle Error Count	Cumulative count of errors detected when receiver is receiving idles and PMA_TXMODE.indicate = SEND_N. The counter is incremented every symbol period that rxerror_status = ERROR.	RO/SC	0000_0000
Register Dh	- MMD Access	s – Control		
D.15:14	MMD – Operation Mode	For the selected MMD device address (Bits [4:0] of this register), these two bits select one of the fol- lowing register or data operations and the usage for MMD Access – Register/Data (Reg. Eh). 00 = Register 01 = Data, no post increment 10 = Data, post increment on reads and writes 11 = Data, post increment on writes only	RW	00

TABLE 4-3: IEEE-DEFINED REGISTER DESCRIPTIONS (CONTINUED)

Address	Name	Description	Mode (Note 4-1)	Default
D.13:5	Reserved	Reserved	RW	00_0000_000
D.4:0	MMD – Device Address	These five bits set the MMD device address.	RW	0_000
Register Eh	- MMD Access	– Register/Data		
E.15:0	MMD – Register/ Data	For the selected MMD device address (Reg. Dh, Bits [4:0]), When Reg. Dh, Bits [15:14] = 00, this register contains the read/write register address for the MMD device address. Otherwise, this register contains the read/write data value for the MMD device address and its selected register address. See also Reg. Dh, Bits [15:14], for descriptions of post increment reads and writes of this register for data operation.	RW	0000_0000_0000_00 00
Register Fh	– Extended St	atus		
F.15	1000BASE-X Full-Duplex	1 = PHY can perform 1000BASE-X full-duplex 0 = PHY cannot perform 1000BASE-X full-duplex	RO	0
F.14	1000BASE-X Half-Duplex	1 = PHY can perform 1000BASE-X half-duplex 0 = PHY cannot perform 1000BASE-X half-duplex	RO	0
F.13	1000BASE-T Full-Duplex	1 = PHY can perform 1000BASE-T full-duplex 0 = PHY cannot perform 1000BASE-T full-duplex	RO	1
F.12	1000BASE-T Half-Duplex	1 = PHY can perform 1000BASE-T half-duplex 0 = PHY cannot perform 1000BASE-T half-duplex	RO	1
F.11:0	Reserved	Ignore when read	RO	_

TABLE 4-3:	IEEE-DEFINED REGISTER DESCRIPTION	S (CONTINUED)
------------	-----------------------------------	---------------

Note 4-1 RW = Read/Write; RO = Read Only; SC = Self-Cleared; LH = Latch High; LL = Latch Low.

TABLE 4-4: VENDOR-SPECIFIC REGISTER DESCRIPTIONS

Address	Name	Description	Mode (Note 4-1)	Default				
Register 11h	Register 11h – Remote Loopback							
11.15:9	Reserved	Reserved	RW	0000_000				
11.8	Remote Loopback	1 = Enable remote loopback 0 = Disable remote loopback	RW	0				
11.7:1	Reserved	Reserved	RW	1111_010				
11.0	Reserved	Reserved	RO	0				
Register 12h – LinkMD – Cable Diagnostic								
12.15	Cable Diag- nostic Test Enable	 Write value: 1 = Enable cable diagnostic test. After test has completed, this bit is self-cleared. 0 = Disable cable diagnostic test. Read value: 1 = Cable diagnostic test is in progress. 0 = Indicates cable diagnostic test (if enabled) has completed and the status information is valid for read. 	RW/SC	0				
12.14	Reserved	This bit should always be set to '0'.	RW	0				

Address	Name	Description	Mode (Note 4-1)	Default		
12.13:12	Cable Diag- nostic Test Pair	These two bits select the differential pair for testing: 00 = Differential pair A (Pins 2, 3) 01 = Differential pair B (Pins 7, 8) 10 = Differential pair C (Pins 10, 11) 11 = Differential pair D (Pins 14, 15)	RW	00		
12.11:10	Reserved	These two bits should always be set to '00'.	RW	00		
12.9:8	Cable Diag- nostic Status	These two bits represent the test result for the selected differential pair in Bits [13:12] of this regis- ter. 00 = Normal cable condition (no fault detected) 01 = Open cable fault detected 10 = Short cable fault detected 11 = Reserved	RO	00		
12.7:0	Cable Diag- nostic Fault Data	For the open or short cable fault detected in Bits [9:8] of this register, this 8-bit value represents the distance to the cable fault.	RO	0000_0000		
Register 13h	n – Digital PMA	VPCS Status				
13.15:3	Reserved	Reserved	RO/LH	0000_0000_0000_0		
13.2	1000BASE-T Link Status	1000BASE-T link status 1 = Link status is OK 0 = Link status is not OK	RO	0		
13.1	100BASE-TX Link Status	100BASE-TX link status 1 = Link status is OK 0 = Link status is not OK	RO	0		
13.0	Reserved	Reserved	RO	0		
Register 15h – RXER Counter						
15.15:0	RXER Counter	Receive error counter for symbol error frames	RO/RC	0000_0000_0000_00 00		
Register 1B	h – Interrupt C	ontrol/Status				
1B.15	Jabber Inter- rupt Enable	1 = Enable jabber interrupt 0 = Disable jabber interrupt	RW	0		
1B.14	Receive Error Inter- rupt Enable	1 = Enable receive error interrupt 0 = Disable receive error interrupt	RW	0		
1B.13	Page Received Interrupt Enable	1 = Enable page received interrupt 0 = Disable page received interrupt	RW	0		
1B.12	Parallel Detect Fault Interrupt Enable	1 = Enable parallel detect fault interrupt0 = Disable parallel detect fault interrupt	RW	0		
1B.11	Link Partner Acknowl- edge Inter- rupt Enable	1 = Enable link partner acknowledge interrupt 0 = Disable link partner acknowledge interrupt	RW	0		
1B.10	Link-Down Interrupt Enable	1 = Enable link-down interrupt 0 = Disable link-down interrupt	RW	0		

TABLE 4-4: VENDOR-SPECIFIC REGISTER DESCRIPTIONS (CONTINUED)

TADLE 4-4.				1		
Address	Name	Description	Mode (Note 4-1)	Default		
1B.9	Remote Fault Interrupt Enable	1 = Enable remote fault interrupt 0 = Disable remote fault interrupt	RW	0		
1B.8	Link-Up Interrupt Enable	1 = Enable link-up interrupt 0 = Disable link-up interrupt	RW	0		
1B.7	Jabber Inter- rupt	1 = Jabber occurred 0 = Jabber did not occur	RO/RC	0		
1B.6	Receive Error Inter- rupt	1 = Receive error occurred 0 = Receive error did not occur	RO/RC	0		
1B.5	Page Receive Interrupt	1 = Page receive occurred 0 = Page receive did not occur	RO/RC	0		
1B.4	Parallel Detect Fault Interrupt	1 = Parallel detect fault occurred 0 = Parallel detect fault did not occur	RO/RC	0		
1B.3	Link Partner Acknowl- edge Inter- rupt	1 = Link partner acknowledge occurred0 = Link partner acknowledge did not occur	RO/RC	0		
1B.2	Link-Down Interrupt	1 = Link-down occurred 0 = Link-down did not occur	RO/RC	0		
1B.1	Remote Fault Interrupt	1 = Remote fault occurred 0 = Remote fault did not occur	RO/RC	0		
1B.0	Link-Up Interrupt	1 = Link-up occurred 0 = Link-up did not occur	RO/RC	0		
Register 1C	h – Auto MDI/M	MDI-X				
1C.15:8	Reserved	Reserved	RW	0000_0000		
1C.7	MDI Set	When Swap-Off (Bit [6] of this register) is asserted (1), 1 = PHY is set to operate as MDI mode 0 = PHY is set to operate as MDI-X mode This bit has no function when Swap-Off is de- asserted (0).	RW	0		
1C.6	Swap-Off	1 = Disable Auto MDI/MDI-X function 0 = Enable Auto MDI/MDI-X function	RW	0		
1C.5:0	Reserved	Reserved	RW	00_0000		
Register 1Fh – PHY Control						
1F.15	Reserved	Reserved	RW	0		
1F.14	Interrupt Level	1 = Interrupt pin active high 0 = Interrupt pin active low	RW	0		
1F.13:12	Reserved	Reserved	RW	00		
1F.11:10	Reserved	Reserved	RO/LH/RC	00		
1F.9	Enable Jabber	1 = Enable jabber counter 0 = Disable jabber counter	RW	1		
1F.8:7	Reserved	Reserved	RW	00		

Address	Name	Description	Mode (Note 4-1)	Default
1F.6	Speed Status 1000BASE-T	1 = Indicate chip final speed status at 1000BASE-T	RO	0
1F.5	Speed Status 100BASE-TX	1 = Indicate chip final speed status at 100BASE-TX	RO	0
1F.4	Speed Status 10BASE-T	1 = Indicate chip final speed status at 10BASE-T	RO	0
1F.3	Duplex Status	Indicate chip duplex status 1 = Full-duplex 0 = Half-duplex	RO	0
1F.2	1000BASE-T Master/Slave Status	Indicate chip master/slave status 1 = 1000BASE-T master mode 0 = 1000BASE-T slave mode	RO	0
1F.1	Reserved	Reserved	RW	0
1F.0	Link Status Check Fail	1 = Fail 0 = Not failing	RO	0

TABLE 4-4: VENDOR-SPECIFIC REGISTER DESCRIPTIONS (CONTINUED)

Note 4-1 RW = Read/Write;

RO = Read Only;

WO = Write Only;

LH = Latch High.

4.3 MMD Registers

MMD registers provide indirect read/write access to up to 32 MMD device addresses with each device supporting up to 65,536 16-bit registers, as defined in Clause 22 of the IEEE 802.3 Specification. The KSZ9031MNX, however, uses only a small fraction of the available registers. See the Register Map section for a list of supported MMD device addresses and their associated register addresses.

The following two standard registers serve as the portal registers to access the indirect MMD registers.

- Standard register Dh MMD Access Control
- · Standard register Eh MMD Access Register/Data

Address	Name	Description	Mode (Note 4-1)	Default			
Register Dh - MMD Access – Control							
D.15:14	MMD - Operation Mode	For the selected MMD device address (Bits [4:0] of this register), these two bits select one of the fol- lowing register or data operations and the usage for MMD Access – Register/Data (Reg. Eh). 00 = Register 01 = Data, no post increment 10 = Data, post increment on reads and writes 11 = Data, post increment on writes only	RW	00			
D.13:5	Reserved	Reserved	RW	00_0000_000			
D.4:0	MMD – Device Address	These five bits set the MMD device address	RW	0_0000			
Register Eh	- MMD Access	s – Register/Data					
E.15:0	MMD – Register/ Data	For the selected MMD device address (Reg. Dh, Bits [4:0]), When Reg. Dh, Bits [15:14] = 00, this register con- tains the read/write register address for the MMD device address. Otherwise, this register contains the read/write data value for the MMD device address and its selected register address. See also Register Dh, Bits [15:14] descriptions for post increment reads and writes of this register for data operation.	RW	0000_0000_ 0000_0000			

TABLE 4-5:	MMD PORTAL REGISTERS
IADLL 4-J.	

Note 4-1 RW = Read/Write

Example: MMD Register Write

Write MMD - Device Address 2h, Register 10h = 0001h to enable link-up detection to trigger PME for WOL.

1. Write Register Dh with 0002h // Set up register address for MMD – Device Address 2h.

- 2. Write Register Eh with 0010h // Select Register 10h of MMD Device Address 2h.
- 3. Write Register Dh with 4002h // Select register data for MMD Device Address 2h, Register 10h.
- 4. Write Register Eh with 0001h // Write value 0001h to MMD Device Address 2h, Register 10h.

Example: MMD Register Read

Read MMD - Device Address 2h, Register 11h - 13h for the magic packet's MAC address.

- 1. Write Register Dh with 0002h // Set up register address for MMD Device Address 2h.
- 2. Write Register Eh with 0011h // Select Register 11h of MMD Device Address 2h.
- 3. Write Register Dh with 8002h // Select register data for MMD Device Address 2h, Register 11h.
- 4. Read Register Eh // Read data in MMD Device Address 2h, Register 11h.
- 5. Read Register Eh // Read data in MMD Device Address 2h, Register 12h.
- 6. Read Register Eh // Read data in MMD Device Address 2h, Register 13h.

TABLE 4-6: MMD REGISTER DESCRIPTIONS

Address	Name	Description	Mode (Note 4-1)	Default
MMD Addre	ss 0h, Registe	r 3h – AN FLP Burst Transmit – LO		
0.3.15:0	AN FLP Burst Transmit – LO	This register and the following register set the Auto-Negotiation FLP burst transmit timing. The same timing must be set for both registers. 0x4000 = Select 8 ms interval timing (default) 0x1A80 = Select 16 ms interval timing All other values are reserved.	RW	0x4000
MMD Addre	ss 0h, Registe	r 4h – AN FLP Burst Transmit – HI	1	1
0.4.15:0	AN FLP Burst Transmit – HI	This register and the previous register set the Auto- Negotiation FLP burst transmit timing. The same timing must be set for both registers. 0x0003 = Select 8 ms interval timing (default) 0x0006 = Select 16 ms interval timing All other values are reserved.	RW	0x0003
MMD Addre	ss 1h, Registe	r 5Ah – 1000BASE-T Link-Up Time Control		
1.5A.15:9	Reserved	Reserved	RO	0000_000
1.5A.8:4	Reserved	Reserved	RW	1_0000
1.5A.3:1	1000BASE-T Link-Up Time		RW	100
1.5A.0	Reserved	Reserved	RW	0
MMD Addre	ss 2h, Registe	r 0h – Common Control		
2.0.15:5	Reserved	Reserved	RW	0000_0000_000
2.0.4	LED Mode Override	Override strap-in for LED_MODE 1 = Single-LED mode 0 = Tri-color dual-LED mode This bit is write-only and always reads back a value of '0'. The updated value is reflected in Bit [3] of this register.	wo	0
2.0.3	LED Mode	LED_MODE Status 1 = Single-LED mode 0 = Tri-color dual-LED mode	RO	Set by LED_MODE strapping pin. See the Strapping Options - KSZ9031MNX section for details. Can be updated by Bit [4] of this register after reset.
2.0.2	Reserved	Reserved	RW	0

Address	Name	Description	Mode (Note 4-1)	Default
2.0.1	CLK125_EN Status	Override strap-in for CLK125_EN 1 = CLK125_EN strap-in is enabled 0 = CLK125_EN strap-in is disabled	RW	Set by CLK125_EN strapping pin. See the Strapping Options - KSZ9031MNX section for details.
2.0.0	Reserved	Reserved	RW	0
MMD Addre	ss 2h, Registe	r 1h – Strap Status		
2.1.15:8	Reserved	Reserved	RO	0000_0000
2.1.7	LED_MODE Strap-In Status	Strap to 1 = Single-LED mode 0 = Tri-color dual-LED mode	RO	Set by LED_MODE strapping pin. See the Strapping Options - KSZ9031MNX section for details.
2.1.6	Reserved	Reserved	RO	0
2.1.5	CLK125_EN Strap-In Status	Strap to 1 = CLK125_EN strap-in is enabled 0 = CLK125_EN strap-in is disabled	RO	Set by CLK125_EN strapping pin. See the Strapping Options - KSZ9031MNX section for details.
2.1.4:3	Reserved	Reserved	RO	00
2.1.2:0	PHYAD[2:0] Strap-In Value	Strap-in value for PHY address Bits [4:3] of PHY address are always set to '00'.	RO	Set by PHYAD[2:0] strapping pin. See the Strapping Options - KSZ9031MNX section for details.
MMD Addre	ss 2h, Registe	r 2h – Operation Mode Strap Override		
2.2.15:11	Reserved	Reserved	RW	0000_0
2.2.10	PME_N2 Output Enable	For INT_N/PME_N2 (Pin 53), 1 = Enable PME output 0 = Disable PME output This bit works in conjunction with MMD Address 2h, Reg. 10h, Bits [15:14] to define the output for Pin 53.	RW	0
2.2.9	Reserved	Reserved	RW	0
2.2.8	PME_N1 Output Enable	For LED1/PME_N1 (Pin 19), 1 = Enable PME output 0 = Disable PME output This bit works in conjunction with MMD Address 2h, Reg. 10h, Bits [15:14] to define the output for Pin 19.	RW	0
2.2.7	Chip Power- Down Over- ride	1 = Override strap-in for chip power-down mode	RW	Set by MODE[3:0] strapping pin. See the Strapping Options - KSZ9031MNX
				section for details.

TABLE 4-6: MMD REGISTER DESCRIPTIONS (CONTINUED)
--

Address	Name	Description	Mode (Note 4-1)	Default
2.2.4	NAND Tree Override	1 = Override strap-in for NAND Tree mode	RW	Set by MODE[3:0] strapping pin. See the Strapping Options - KSZ9031MNX section for details.
2.2.3:2	Reserved	Reserved	RW	00
2.2.1	GMII/MII override	1 = Override strap-in for GMII/MII mode	RW	Set by MODE[3:0] strapping pin. See the Strapping Options - KSZ9031MNX section for details.
2.2.0	Reserved	Reserved	RW	0
MMD Addre	ss 2h, Registe	r 3h – Operation Mode Strap Status		
2.3.15:8	Reserved	Reserved	RO	0000_0000
2.3.7	Chip Power- Down Strap- In Status	1 = Strap to chip power-down mode	RO	Set by MODE[3:0] strapping pin. See the Strapping Options - KSZ9031MNX section for details.
2.3.6:5	Reserved	Reserved	RO	00
2.3.4	NAND Tree Strap-In Status	1 = Strap to NAND Tree mode	RO	Set by MODE[3:0] strapping pin. See the Strapping Options - KSZ9031MNX section for details.
2.3.3:2	Reserved	Reserved	RO	00
2.3.1	GMII/MII Strap-In Status	1 = Strap to GMII/MII mode	RO	Set by MODE[3:0] strapping pin. See the Strapping Options - KSZ9031MNX section for details.
2.3.0	Reserved	Reserved	RO	0
MMD Addre	ss 2h, Registe	r 4h – GMII Control Signal Pad Skew		
2.4.15:8	Reserved	Reserved	RW	0000_0000
2.4.7:4	RX_DV Pad Skew	GMII RX_DV output pad skew control (0.06 ns/ step)	RW	0111
2.4.3:0	TX_EN Pad Skew	GMII TX_EN input pad skew control (0.06 ns/step)	RW	0111
MMD Addre	ss 2h, Registe	r 8h – GMII Clock Pad Skew		
2.8.15:10	Reserved	Reserved	RW	0000_00
2.8.9:5	GTX_CLK Pad Skew	GMII GTX_CLK input pad skew control (0.06 ns/ step)	RW	01_111
2.8.4:0	RX_CLK Pad Skew	GMII RX_CLK output pad skew control (0.06 ns/ step)	RW	0_1111

TABLE 4-6: MMD REGISTER DESCRIPTIONS (CONTINUED)

Address	Name	Description	Mode (Note 4-1)	Default
MMD Addre	ess 2h, Registe	r 10h – Wake-On-LAN – Control		
2.10.15:14	PME Output Select	These two bits work in conjunction with MMD Address 2h, Reg. 2h, Bits [8] and [10] for PME_N1 and PME_N2 enable, to define the output for Pins 19 and 53, respectively. LED1/PME_N1 (Pin 19) 00 = PME_N1 output only 01 = LED1 output only 10 = LED1 and PME_N1 output 11 = Reserved INT_N/PME_N2 (Pin 53) 00 = PME_N2 output only 01 = INT_N output only 10 = INT_N and PME_N2 output 11 = Reserved	RW	00
2.10.13:7	Reserved	Reserved	RW	00_0000_0
2.10.6	Magic Packet Detect Enable	1 = Enable magic-packet detection 0 = Disable magic-packet detection	RW	0
2.10.5	Custom- Packet Type 3 Detect Enable	1 = Enable custom-packet, Type 3 detection 0 = Disable custom-packet, Type 3 detection	RW	0
2.10.4	Custom- Packet Type 2 Detect Enable	1 = Enable custom-packet, Type 2 detection 0 = Disable custom-packet, Type 2 detection	RW	0
2.10.3	Custom- Packet Type 1 Detect Enable	1 = Enable custom-packet, Type 1 detection 0 = Disable custom-packet, Type 1 detection	RW	0
2.10.2	Custom- Packet Type 0 Detect Enable	1 = Enable custom-packet, Type 0 detection 0 = Disable custom-packet, Type 0 detection	RW	0
2.10.1	Link-Down Detect Enable	1 = Enable link-down detection 0 = Disable link-down detection	RW	0
2.10.0	Link-Up Detect Enable	1 = Enable link-up detection 0 = Disable link-up detection	RW	0
MMD Addre	ess 2h, Registe	r 11h – Wake-On-LAN – Magic Packet, MAC-DA-0		
2.11.15:0	MagicPacket MAC-DA-0	This register stores the lower two bytes of the des- tination MAC address for the magic packet. Bit [15:8] = Byte 2 (MAC Address [15:8]) Bit [7:0] = Byte 1 (MAC Address [7:0]) The upper four bytes of the destination MAC address are stored in the following two registers.	RW	0000_0000_0000_00 00

TABLE 4-6: MMD REGISTER DESCRIPTIONS (CONTINUED)

Address	Name	Description	Mode (Note 4-1)	Default
MMD Addre	ss 2h, Registe	r 12h – Wake-On-LAN – Magic Packet, MAC-DA-1	1	
2.12.15:0	MagicPacket MAC-DA-1	This register stores the middle two bytes of the destination MAC address for the magic packet. Bit [15:8] = Byte 4 (MAC Address [31:24]) Bit [7:0] = Byte 3 (MAC Address [23:16]) The lower two bytes and upper two bytes of the destination MAC address are stored in the previous and following registers, respectively.	RW	0000_0000_0000_00 00
MMD Addre	ss 2h, Registe	r 13h – Wake-On-LAN – Magic Packet, MAC-DA-2		
2.13.15:0	MagicPacket MAC-DA-2	This register stores the upper two bytes of the des- tination MAC address for the magic packet. Bit [15:8] = Byte 6 (MAC Address [47:40]) Bit [7:0] = Byte 5 (MAC Address [39:32]) The lower four bytes of the destination MAC address are stored in the previous two registers.	RW	0000_0000_0000_00 00
MMD Addre MMD Addre	ss 2h, Registe ss 2h, Registe	r 14h – Wake-On-LAN – Customized Packet, Type r 16h – Wake-On-LAN – Customized Packet, Type r 18h – Wake-On-LAN – Customized Packet, Type r 1Ah – Wake-On-LAN – Customized Packet, Type	1, Expected 2, Expected	I CRC 0 I CRC 0
2.14.15:0 2.16.15:0 2.18.15:0 2.1A.15:0	Custom Packet Type X CRC 0	This register stores the upper two bytes for the expected CRC. Bit [15:8] = Byte 2 (CRC [15:8]) Bit [7:0] = Byte 1 (CRC [7:0]) The lower two bytes for the expected CRC are stored in the following register.	RW	0000_0000_0000_00 00
MMD Addre MMD Addre	ss 2h, Registe ss 2h, Registe	r 15h – Wake-On-LAN – Customized Packet, Type r 17h – Wake-On-LAN – Customized Packet, Type r 19h – Wake-On-LAN – Customized Packet, Type r 1Bh – Wake-On-LAN – Customized Packet, Type	1, Expected 2, Expected	I CRC 1 I CRC 1
2.15.15:0 2.17.15:0 2.19.15:0 2.1B.15:0	Custom Packet Type X CRC 1	This register stores the lower two bytes for the expected CRC. Bit [15:8] = Byte 4 (CRC [31:24]) Bit [7:0] = Byte 3 (CRC [23:16]) The upper two bytes for the expected CRC are stored in the previous register.	RW	0000_0000_0000_00 00
MMD Addre MMD Addre	ss 2h, Registe ss 2h, Registe	r 1Ch – Wake-On-LAN – Customized Packet, Type r 20h – Wake-On-LAN – Customized Packet, Type r 24h – Wake-On-LAN – Customized Packet, Type r 28h – Wake-On-LAN – Customized Packet, Type	1, Mask 0 2, Mask 0	
2.1C.15:0 2.20.15:0 2.24.15:0 2.28.15:0	Custom Packet Type X Mask 0	This register selects the bytes in the first 16 bytes of the packet (bytes 1 through 16) that will be used for CRC calculation. For each bit in this register, 1 = Byte is selected for CRC calculation 0 = Byte is not selected for CRC calculation The register-bit to packet-byte mapping is as fol- lows: Bit [15]: Byte 16 Bit [2]: Byte 2 Bit [0]: Byte 1	RW	0000_0000_0000_00 00

Address	Name	Description	Mode (Note 4-1)	Default
MMD Addre MMD Addre	ess 2h, Registe ess 2h, Registe	r 1Dh – Wake-On-LAN – Customized Packet, Type r 21h – Wake-On-LAN – Customized Packet, Type r 25h – Wake-On-LAN – Customized Packet, Type r 29h – Wake-On-LAN – Customized Packet, Type	1, Mask 1 2, Mask 1	
2.1D.15:0 2.21.15:0 2.25.15:0 2.29.15:0	Custom Packet Type X Mask 1	This register selects the bytes in the second 16 bytes of the packet (bytes 17 thru 32) that will be used for CRC calculation. For each bit in this register, 1 = Byte is selected for CRC calculation 0 = Byte is not selected for CRC calculation The register-bit to packet-byte mapping is as fol- lows: Bit [15]: Byte 32 Bit [2]: Byte 18	RW	0000_0000_0000_00 00
MMD Addre MMD Addre	ess 2h, Registe ess 2h, Registe	Bit [0]: Byte 17 r 1Eh – Wake-On-LAN – Customized Packet, Type r 22h – Wake-On-LAN – Customized Packet, Type r 26h – Wake-On-LAN – Customized Packet, Type r 2Ah – Wake-On-LAN – Customized Packet, Type	1, Mask 2 2, Mask 2	
2.1E.15:0 2.22.15:0 2.26.15:0 2.2A.15:0	Custom Packet Type X Mask 2	This register selects the bytes in the third 16 bytes of the packet (bytes 33 through 48) that will be used for CRC calculation. For each bit in this register, 1 = Byte is selected for CRC calculation 0 = Byte is not selected for CRC calculation The register-bit to packet-byte mapping is as fol- lows: Bit [15]: Byte 48	RW	0000_0000_0000_00 00
		Bit [2]: Byte 34 Bit [0]: Byte 33		
MMD Addre MMD Addre	ess 2h, Registe ess 2h, Registe	r 1Fh – Wake-On-LAN – Customized Packet, Type r 23h – Wake-On-LAN – Customized Packet, Type r 27h – Wake-On-LAN – Customized Packet, Type r 2Bh – Wake-On-LAN – Customized Packet, Type	1, Mask 3 2, Mask 3	
2.1F.15:0 2.23.15:0 2.27.15:0 2.2B.15:0	Custom Packet Type X Mask 3	This register selects the bytes in the fourth 16 bytes of the packet (bytes 49 through 64) that will be used for CRC calculation. For each bit in this register, 1 = Byte is selected for CRC calculation 0 = Byte is not selected for CRC calculation The register-bit to packet-byte mapping is as fol- lows: Bit [15]: Byte 64	RW	0000_0000_0000_00 00
		Bit [2]: Byte 50 Bit [0]: Byte 49		
	_	ter 4h – Analog Control 4	1	
1C.4.15:11	Reserved		RW	0000_0
	10BASE-Te	1 = 10BASE-Te (1.75V TX amplitude)		
1C.4.10	Mode	0 = Standard 10BASE-T (2.5V TX amplitude)	RW	0

TABLE 4-6:	MMD REGISTER DESCRIPTIONS	(CONTINUED)	1
			1

TABLE 4-6: MMD REGISTER DESCRIPTIONS (CONTINUED)

Address	Name	Description	Mode (Note 4-1)	Default
MMD Addre	ss 1Ch, Regist	er 23h – EDPD Control		
1C.23.15:1	Reserved	Reserved	RW	0000_0000_0000_00 0
1C.23.0	EDPD Mode Enable	Energy-detect power-down mode 1 = Enable 0 = Disable	RW	0
Note 4-1	RW = Read/	Write;		<u>.</u>

RW = Read/Write; RO = Read Only; WO = Write Only; LH = Latch High.

5.0 OPERATIONAL CHARACTERISTICS

5.1 Absolute Maximum Ratings*

Supply Voltage (V _{IN}) (DVDDL, AVDDL, AVDDL_PLL)	
(AVDDH)	
(DVDDH)	
Input Voltage (all inputs)	–0.5V to +5.0V
Output Voltage (all outputs)	–0.5V to +5.0V
Lead Temperature (soldering, 10s)	+260°C
Storage Temperature (T _S)	–55°C to +150°C

*Exceeding the absolute maximum rating may damage the device. Stresses greater than the absolute maximum rating may cause permanent damage to the device. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

5.2 Operating Ratings**

Supply Voltage

(DVDDL, AVDDL, AVDDL_PLL)	+1.140V to +1.380V
(AVDDH @ 3.3V)	+3.135V to +3.465V
(AVDDH @ 2.5V; Commercial temp. only)	+2.375V to +2.625V
(DVDDH @ 3.3V)	+3.135V to +3.465V
(DVDDH @ 2.5V)	+2.375V to +2.625V
(DVDDH @ 1.8V)	+1.710V to +1.890V
Ambient Temperature	
(T _A Commercial: KSZ9031MNXC)	0°C to +70°C
(T _A Industrial: KSZ9031MNXI)	–40°C to +85°C
Maximum Junction Temperature (T _J max.)	+125°C
Thermal Resistance (Θ _{JA})	+32.27°C/W
Thermal Resistance (Θ_{JC})	+6.76°C/W
**The device is not guaranteed to function outside its operating ratings.	

Note: Do not drive input signals without power supplied to the device.

6.0 ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$. Specification is for packaged product only.

TABLE 6-1: SUPPLY CURRENT - CORE/DIGITAL I/O

Parameters	Symbol	Min.	Тур.	Max.	Units	Note
		_	211			1000Base-T link-up (no traffic)
		_	221	_		1000Base-T full-duplex @ 100% utilization
		_	60.6			100Base-TX link-up (no traffic)
1.2V Total of:		-	61.2	_		100Base-TX full-duplex @ 100% utilization
DVDDL (digital core) + AVDDL (analog core) +	ICORE	_	7.0	—	mA	10Base-T link-up (no traffic)
AVDDL_PLL (PLL)			7.7	_		10Base-T full-duplex @ 100% utilization
			0.9	_		Software power-down mode (Reg. 0.11 = 1)
			0.8	_		Chip power-down mode (strap-in pins MODE[3:0] = 0111)
			14.2	—		1000Base-T link-up (no traffic)
	I _{DVDDH_1.8}	_	29.3	_		1000Base-T full-duplex @ 100% utilization
		_	7.3	—		100Base-TX link-up (no traffic)
1.8V for Digital I/O			10.0	_		100Base-TX full-duplex @ 100% utilization
(GMII/MII operating @			3.1		mA	10Base-T link-up (no traffic)
1.8V)		-	6.0	_		10Base-T full-duplex @ 100% utilization
			3.7	_		Software power-down mode (Reg. 0.11 = 1)
		_	0.2	_		Chip power-down mode (strap-in pins MODE[3:0] = 0111)
			19.3			1000Base-T link-up (no traffic)
		_	40.5	_		1000Base-T full-duplex @ 100% utilization
			10.0	—		100Base-TX link-up (no traffic)
2.5V for Digital I/O			13.7	_		100Base-TX full-duplex @ 100% utilization
(GMII/MII operating @ 2.5V)	I _{DVDDH_2.5}		4.3		mA	10Base-T link-up (no traffic)
		_	8.3	_		10Base-T full-duplex @ 100% utilization
		_	5.3			Software power-down mode (Reg. 0.11 = 1)
			0.9			Chip power-down mode (strap-in pins MODE[3:0] = 0111)

Parameters	Symbol	Min.	Тур.	Max.	Units	Note
		—	26.0			1000Base-T link-up (no traffic)
			53.8	_		1000Base-T full-duplex @ 100% utilization
		_	13.3	—		100Base-TX link-up (no traffic)
3.3V for Digital I/O			18.0	_		100Base-TX full-duplex @ 100% utilization
(GMII/MII operating @	I _{DVDDH_3.3}	—	5.7	_	mA	10Base-T link-up (no traffic)
3.3V)		-	11.1	_		10Base-T full-duplex @ 100% utilization
		_	7.1	_		Software power-down mode (Reg. 0.11 = 1)
		_	2.1	—		Chip power-down mode (strap-in pins MODE[3:0] = 0111)

TABLE 6-1: SUPPLY CURRENT - CORE/DIGITAL I/O (CONTINUED)

TABLE 6-2: SUPPLY CURRENT - TRANSCEIVER (Note 6-1)

Parameters	Symbol	Min.	Тур.	Max.	Units	Note
		_	58.6	_		1000Base-T link-up (no traffic)
			57.6	_		1000Base-T full-duplex @ 100% utilization
		—	24.8	—		100Base-TX link-up (no traffic)
2.5V for Transceiver (Recommended for			24.8	—		100Base-TX full-duplex @ 100% utilization
commercial temperature	I _{AVDDH_2.5}	_	12.5		mA	10Base-T link-up (no traffic)
range operation only)			25.8	—		10Base-T full-duplex @ 100% utilization
		_	3.0	_		Software power-down mode (Reg. 0.11 = 1)
		—	0.02	_		Chip power-down mode (strap-in pins MODE[3:0] = 0111)
		—	66.6	_		1000Base-T link-up (no traffic)
			65.6	_		1000Base-T full-duplex @ 100% utilization
		—	28.7	—		100Base-TX link-up (no traffic)
3.3V for Transceiver			28.7	—		100Base-TX full-duplex @ 100% utilization
Parameter	I _{AVDDH_3.3}	_	17.0		mA	10Base-T link-up (no traffic)
		_	29.3	_		10Base-T full-duplex @ 100% utilization
		_	4.1	_		Software power-down mode (Reg. 0.11 = 1)
		_	0.02	_		Chip power-down mode (strap-in pins MODE[3:0] = 0111)

Note 6-1 Equivalent to current draw through external transformer center taps for PHY transceivers with currentmode transmit drivers.

TABLE 6-3: CMOS INPUTS

Parameters	Symbol	Min.	Тур.	Max.	Units	Note
		2.0	_	_		DVDDH (digital I/O) = 3.3V
Input High Voltage	V _{IH}	1.5	—	_	V	DVDDH (digital I/O) = 2.5V
		1.1	—	_]	DVDDH (digital I/O) = 1.8V
		—	—	1.3		DVDDH (digital I/O) = 3.3V
Input Low Voltage	V _{IL}	—	—	1.0	V	DVDDH (digital I/O) = 2.5V
		—	—	0.7		DVDDH (digital I/O) = 1.8V
Input High Leakage Current	I _{IHL}	-2.0	_	2.0	μA	DVDDH = 3.3V and V _{IH} = 3.3V All digital input pins
	1	-2.0	_	2.0	μA	DVDDH = 3.3V and V _{IL} = 0.0V All digital input pins, except MDC, MDIO, RESET_N.
Input Low Leakage Current	I _{ILL}	-120	_	-40		DVDDH = 3.3V and V _{IL} = 0.0V MDC, MDIO, RESET_N pins with internal pull-ups

TABLE 6-4: CMOS OUTPUTS

Parameter	Symbol	Min.	Тур.	Max.	Units	Note
		2.7	_	_		DVDDH (digital I/O) = 3.3V, I _{OH} (min) = 10mA All digital output pins
Output High Voltage	V _{OH}	2.0	_	_	v	DVDDH (digital I/O) = 2.5V, I _{OH} (min) = 10mA All digital output pins
		1.5	_	_		DVDDH (digital I/O) = 1.8V, I _{OH} (min) = 13mA All digital output pins, except LED1, LED2
	V _{OL}	_	_	0.3		DVDDH (digital I/O) = 3.3V, I _{OL} (min) = 10mA All digital output pins
Output Low Voltage		_	_	0.3	v	DVDDH (digital I/O) = 2.5V, I _{OL} (min) = 10mA All digital output pins
				0.3		DVDDH (digital I/O) = 1.8V, I _{OL} (min) = 13mA All digital output pins, except LED1, LED2
Output Tri-State Leakage	I _{oz}		_	10	μA	

TABLE 6-5: LED OUTPUTS

Parameters	Symbol	Min.	Тур.	Max.	Units	Note
Output Drive Current	I _{LED}	10	_	_	mA	DVDDH (digital I/O) = 3.3V or 2.5V, and V _{OL} at 0.3V Each LED pin (LED1, LED2)

TABLE 6-6: PULL-UP PINS

Parameters	Symbol	Min.	Тур.	Max.	Units	Note
Internal Pull-Up Resistance		13	22	31		DVDDH (digital I/O) = 3.3V
(MDC, MDIO,	pu	16	28	39	kΩ	DVDDH (digital I/O) = 2.5V
RESET_N pins)		26	44	62		DVDDH (digital I/O) = 1.8V

TABLE 6-7: 100BASE-TX TRANSMIT (Note 6-1)

Parameters	Symbol	Min.	Тур.	Max.	Units	Note				
Peak Differential Output Voltage	Vo	0.95	_	1.05	V	100Ω termination across differential output				
Output Voltage Imbalance	V _{IMB}	_	—	2	%	100Ω termination across differential output				
Rise/Fall Time	t _r , t _f	3	—	5	ns					
Rise/Fall Time Imbalance	_	0	—	0.5	ns	_				
Duty Cycle Distortion	_	_		±0.25	ns	—				
Overshoot	_	_		5	%					
Output Jitter	—	—	0.7		ns	Peak-to-peak				

Note 6-1 Measured differentially after 1:1 transformer.

TABLE 6-8: 10BASE-T TRANSMIT (Note 6-1)

Parameters	Symbol	Min.	Тур.	Max.	Units	Note
Peak Differential Output Voltage	V _P	2.2	_	2.8	V	100Ω termination across differential output
Jitter Added	_	_	—	3.5	ns	Peak-to-peak
Harmonic Rejection	_	_	-31		dB	Transmit all-one signal sequence

Note 6-1 Measured differentially after 1:1 transformer.

TABLE 6-9: 10BASE-T RECEIVE

Parameters	Symbol	Min.	Тур.	Max.	Units	Note
Squelch Threshold	V _{SQ}	300	400	—	mV	5 MHz square wave

TABLE 6-10: TRANSMITTER - DRIVE SETTING


Parameters	Symbol	Min.	Тур.	Max.	Units	Note
Reference Voltage of I _{SET}	V _{SET}	—	1.2	—	V	R(I _{SET}) = 12.1 kΩ

TABLE 6-11: LDO CONTROLLER - DRIVE RANGE

Parameters	Symbol	Min.	Тур.	Max.	Units	Note
Output drive range for LDO O (Pin 58) to gate		0.85		2.8		AVDDH = 3.3V for MOSFET source voltage
input of P-channel MOSFET	V _{LDO_O}	0.85	_	2.0	V	AVDDH = 2.5V for MOSFET source voltage (recommended for commer- cial temperature range operation only)

7.0 TIMING DIAGRAMS

FIGURE 7-1: GMII TRANSMIT TIMING - DATA INPUT TO PHY



Timing Parameter	Description		Тур.	Max.	Units
1000BASE-T		ľ			
t _{CYC}	GTX_CLK period	7.5	8.0	8.5	
t _{SU}	TX_EN, TXD[7:0], TX_ER setup time to rising edge of GTX_CLK	2.0	_	_	
t _{HD}	TX_EN, TXD[7:0], TX_ER hold time from rising edge of GTX_CLK	0	_	_	ns
t _{HI}	GTX_CLK high pulse width	2.5	_		Ī
t _{LO}	GTX_CLK low pulse width	2.5	_	_	
t _R	GTX_CLK rise time		_	1.0]
t _F	GTX_CLK fall time	_	_	1.0]

TABLE 7-1: GMII TRANSMIT TIMING PARAMETERS

FIGURE 7-2: GMII RECEIVE TIMING - DATA INPUT TO MAC





TABLE 7-2: GMII RECEIVE TIMING PARAMETERS

Timing Parameter	Description	Min.	Тур.	Max.	Units
1000BASE-T		•	•	•	•
t _{CYC}	RX_CLK period	7.5	8.0	8.5	
t _{SU}	RX_EN, RXD[7:0], RX_ER setup time to rising edge of RX_CLK	2.5	_	_	
t _{HD}	RX_EN, RXD[7:0], RX_ER hold time from rising edge of RX_CLK	0.5	_	_	ns
t _{HI}	RX_CLK high pulse width	2.5	_	_	
t _{LO}	RX_CLK low pulse width	2.5	_	_	
t _R	RX_CLK rise time		_	1.0	
t _F	RX_CLK fall time			1.0	

FIGURE 7-3: MII TRANSMIT TIMING - DATA INPUT TO PHY



Timing Parameter	Description	Min.	Тур.	Max.	Units
10BASE-T	-			ļ	I
t _{CYC}	TX_CLK period		400	_	
t _{SU}	TX_EN, TXD[3:0], TX_ER setup time to rising edge of TX_CLK	15	_	_	
t _{HD}	TX_EN, TXD[3:0], TX_ER hold time from rising edge of TX_CLK	0	_	_	ns
t _{HI}	TX_CLK high pulse width	140	_	260	
t _{LO}	TX_CLK low pulse width	140	—	260	
100BASE-TX					
t _{CYC}	TX_CLK period		40		
t _{SU}	TX_EN, TXD[3:0], TX_ER setup time to rising edge of TX_CLK	15	_	_	
t _{HD}	TX_EN, TXD[3:0], TX_ER hold time from rising edge of TX_CLK	0	_	_	ns
t _{HI}	TX_CLK high pulse width	14	_	26]
t _{LO}	TX_CLK low pulse width	14		26	

TABLE 7-3: MII TRANSMIT TIMING PARAMETERS






TABLE 7-4: MII RECEIVE TIMING PARAMETERS

Timing Parameter	Description	Min.	Тур.	Max.	Units
10BASE-T					
t _{CYC}	RX_CLK period	—	400	—	
t _{SU}	RX_DV, RXD[3:0], RX_ER setup time to rising edge of RX_CLK	10	_	_	
t _{HD}	RX_DV, RXD[3:0], RX_ER hold time from rising edge of RX_CLK	10	_	_	ns
t _{HI}	RX_CLK high pulse width	140		260	
t _{LO}	RX_CLK low pulse width	140	—	260	
100BASE-TX					
t _{CYC}	RX_CLK period		40	—	
t _{SU}	RX_DV, RXD[3:0], RX_ER setup time to rising edge of RX_CLK	10	_	_	
t _{HD}	RX_DV, RXD[3:0], RX_ER hold time from rising edge of RX_CLK	10	_	_	ns
t _{HI}	RX_CLK high pulse width	14		26	
t _{LO}	RX_CLK low pulse width	14		26	

FIGURE 7-5: AUTO-NEGOTIATION FAST LINK PULSE (FLP) TIMING




TABLE 7-5: AUTO-NEGOTIATION FAST LINK PULSE (FLP) TIMING PARAMETERS

Timing Parameter	Description	Min.	Тур.	Max.	Units
t _{BTB}	FLP burst to FLP burst	8	16	24	me
t _{FLPW}	FLP burst width	_	2	_	ms
t _{PW}	Clock/Data pulse width	_	100	_	ns
t _{CTD}	Clock pulse to data pulse	55.5	64	69.5	
t _{CTC}	Clock pulse to clock pulse	111	128	139	μs
—	Number of clock/data pulses per FLP burst	17	_	33	_

The KSZ9031MNX Fast Link Pulse (FLP) burst-to-burst transmit timing for Auto-Negotiation defaults to 8 ms. IEEE 802.3 Standard specifies this timing to be 16 ms \pm 8 ms. Some PHY link partners need to receive the FLP with 16 ms centered timing; otherwise, there can be intermittent link failures and long link-up times.

After KSZ9031MNX power-up/reset, program the following register sequence to set the FLP timing to 16 ms:

- 1. Write Register Dh = 0x0000 // Set up register address for MMD Device Address 0h
- 2. Write Register Eh = 0x0004 // Select Register 4h of MMD Device Address 0h
- 3. Write Register Dh = 0x4000 // Select register data for MMD Device Address 0h, Register 4h
- 4. Write Register Eh = 0x0006 // Write value 0x0006 to MMD Device Address 0h, Register 4h
- 5. Write Register Dh = 0x0000 // Set up register address for MMD Device Address 0h
- 6. Write Register Eh = 0x0003 // Select Register 3h of MMD Device Address 0h
- 7. Write Register Dh = 0x4000 // Select register data for MMD Device Address 0h, Register 3h
- 8. Write Register Eh = 0x1A80 // Write value 0x1A80 to MMD Device Address 0h, Register 3h
- 9. Write Register 0h, Bit [9] = 1 // Restart Auto-Negotiation

The above setting for 16 ms FLP transmit timing is compatible with all PHY link partners.

FIGURE 7-6: MDC/MDIO TIMING





TABLE 7-6: MDC/MDIO TIMING PARAMETERS

Timing Parameter	Description		Тур.	Max.	Units
t _P	MDC period	120	400		
t _{MD1}	MDIO (PHY input) setup to rising edge of MDC	10	_	_	20
t _{MD2}	MDIO (PHY input) hold from rising edge of MDC	10	_	_	ns
t _{MD3}	MDIO (PHY output) delay from rising edge of MDC	0	—	_	

The typical MDC clock frequency is 2.5 MHz (400 ns clock period).

The KSZ9031MNX can operate with MDC clock frequencies generated from bit banging with GPIO pin in the 10s/100s of Hertz and have been tested up to a MDC clock frequency of 8.33 MHz (120 ns clock period). Test condition for 8.33 MHz is for one KSZ9031MNX PHY on the MDIO line with a 1.0 k Ω pull-up to the DVDDH supply rail.





Note 1: The recommended power-up sequence is to have the transceiver (AVDDH) and digital I/O (DVDDH) voltages power up before the 1.2V core (DVDDL, AVDDL, AVDDL_PLL) voltage. If the 1.2V core must power up first, the maximum lead time for the 1.2V core voltage with respect to the transceiver and digital I/O voltages should be 200 µs.

There is no power sequence requirement between transceiver (AVDDH) and digital I/O (DVDDH) power rails.

The power-up waveforms should be monotonic for all supply voltages to the KSZ9031MNX.

Note 2: After the de-assertion of reset, wait a minimum of 100 µs before starting programming on the MIIM (MDC/MDIO) interface.

Note 3: The recommended power-down sequence is to have the 1.2V core voltage power-down before powering down the transceiver and digital I/O voltages.

Before the next power-up cycle, all supply voltages to the KSZ9031MNX should reach less than 0.4V and there should be a minimum wait time of 150 ms from power-off to power-on.

Timing Parameter	Description		Тур.	Max.	Units
t _{VR}	Supply voltages rise time (must be monotonic)	200	_	—	μs
t _{SR}	Stable supply voltages to de-assertion of reset	10	—	—	ms
t _{CS}	Strap-in pin configuration setup time	5	_	—	
t _{CH}	Strap-in pin configuration hold time	5	_	_	ns
t _{RC}	De-assertion of reset to strap-in pin output	6	_	—	
t _{PC}	Supply voltages cycle off-to-on time	150		_	ms

8.0 RESET CIRCUIT

The following are some reset circuit suggestions.

Figure 8-1 illustrates the reset circuit for powering up the KSZ9031MNX if reset is triggered by the power supply.






Figure 8-2 illustrates the reset circuit for applications where reset is driven by another device (for example, the CPU or an FPGA). At power-on-reset, R, C, and D1 provide the monotonic rise time to reset the KSZ9031MNX device. The RST_OUT_N from the CPU/FPGA provides the warm reset after power-up.

The KSZ9031MNX and CPU/FPGA references the same digital I/O voltage (DVDDH).

FIGURE 8-2: RECOMMENDED RESET CIRCUIT FOR CPU/FPGA RESET OUTPUT





Figure 8-3 illustrates the reset circuit with an MIC826 voltage supervisor driving the KSZ9031MNX reset input.


FIGURE 8-3: RESET CIRCUIT WITH MIC826 VOLTAGE SUPERVISOR



9.0 REFERENCE CIRCUITS — LED STRAP-IN PINS

The pull-up and pull-down reference circuits for the LED2/PHYAD1 and LED1/PHYAD0 strapping pins are shown in Figure 9-1 for 3.3V and 2.5V DVDDH.





For 1.8V DVDDH, LED indication support requires voltage level shifters between LED[2:1] pins and LED indicator diodes to ensure the multiplexed PHYAD[1:0] strapping pins are latched in high/low correctly. If LED indicator diodes are not implemented, the PHYAD[1:0] strapping pins just need 10 k Ω pull-up to 1.8V DVDDH for a value of 1, and 1.0 k Ω pull-down to ground for a value of 0.

10.0 REFERENCE CLOCK - CONNECTION AND SELECTION

A crystal or external clock source, such as an oscillator, is used to provide the reference clock for the KSZ9031MNX. The reference clock is 25 MHz for all operating modes of the KSZ9031MNX.

The KSZ9031MNX uses the AVDDH supply, analog 3.3V (or analog 2.5V option for commercial temperature only), for the crystal/ clock pins (XI, XO). If the 25 MHz reference clock is provided externally, the XI input pin should have a minimum clock voltage peak-to-peak (V_{PP}) swing of 2.5V reference to ground. If V_{PP} is less than 2.5V, series capacitive coupling is recommended. With capacitive coupling, the V_{PP} swing can be down to 1.5V. Maximum V_{PP} swing is 3.3V +5%.

Figure 10-1 and Table 10-1 show the reference clock connection to XI (Pin 61) and XO (Pin 60) of the KSZ9031MNX, and the reference clock selection criteria.

FIGURE 10-1: 25 MHZ CRYSTAL/OSCILLATOR REFERENCE CLOCK CONNECTION




TABLE 10-1: 25 MHZ CRYSTAL/REFERENCE CLOCK SELECTION CRITERIA

Characteristics	Value
Frequency	25 MHz
Frequency Tolerance (max.)	±50 ppm
Crystal Series Resistance (typ.)	40Ω
Total Period Jitter (peak-to-peak)	<100 ps

11.0 ON-CHIP LDO CONTROLLER - MOSFET SELECTION

If the optional LDO controller is used to generate 1.2V for the core voltage, the selected MOSFET should exceed the following minimum requirements:

- P-channel
- 500 mA (continuous current)
- 3.3V or 2.5V (source input voltage)
- 1.2V (drain output voltage)
- V_{GS} in the range of:
 - (-1.2V to -1.5V) @ 500 mA for 3.3V source voltage
 - (-1.0V to -1.1V) @ 500 mA for 2.5V source voltage

The V_{GS} for the MOSFET needs to be operating in the constant current saturated region, and not towards the $V_{GS(th)}$, the threshold voltage for the cut-off region of the MOSFET.

See Table 6-11 for LDO controller output driving range to the gate input of the MOSFET.

Refer to application note ANLAN206 – KSZ9031 Gigabit PHY Optimized Power Scheme for High Efficiency, Low-Power Consumption and Dissipation as a design reference.

12.0 MAGNETIC - CONNECTION AND SELECTION

A 1:1 isolation transformer is required at the line interface. Use one with integrated common-mode chokes for designs exceeding FCC requirements. An optional auto-transformer stage following the chokes provides additional common-mode noise and signal attenuation.

The KSZ9031MNX design incorporates voltage-mode transmit drivers and on-chip terminations.

With the voltage-mode implementation, the transmit drivers supply the common-mode voltages to the four differential pairs. Therefore, the four transformer center tap pins on the KSZ9031MNX side should not be connected to any power supply source on the board; rather, the center tap pins should be separated from one another and connected through separate 0.1 μ F common-mode capacitors to ground. Separation is required because the common-mode voltage could be different between the four differential pairs, depending on the connected speed mode.

Figure 12-1 shows the typical gigabit magnetic interface circuit for the KSZ9031MNX.

FIGURE 12-1: TYPICAL GIGABIT MAGNETIC INTERFACE CIRCUIT




Table 12-1 lists recommended magnetic characteristics.

TABLE 12-1: MAGNETICS SELECTION CRITERIA
--

Parameter	Value	Test Conditions
Turns Ratio	1 CT : 1 CT	_
Open-Circuit Inductance (min.)	350 µH	100 mV, 100 kHz, 8 mA
Insertion Loss (max.)	1.0 dB	0 MHz to 100 MHz
HIPOT (min.)	1500 V _{RMS}	—

Table 12-2 is a list of compatible single-port magnetics with separated transformer center tap pins on the G-PHY chip side that can be used with the KSZ9031MNX.

TABLE 12-2: COMPATIBLE SINGLE-PORT 10/100/1000 MAGNETICS

Manufacturer	Part Number	Auto-Transformer	Temperature Range	Magnetic + RJ-45
Bel Fuse	0826-1G1T-23-F	Yes	0°C to 70°C	Yes
HALO	TG1G-E001NZRL	No	–40°C to 85°C	No

Manufacturer	Part Number	Auto-Transformer	Temperature Range	Magnetic + RJ-45
HALO	TG1G-S001NZRL	No	0°C to 70°C	No
HALO	TG1G-S002NZRL	Yes	0°C to 70°C	No
Pulse	H5007NL	Yes	0°C to 70°C	No
Pulse	H5062NL	Yes	0°C to 70°C	No
Pulse	HX5008NL	Yes	–40°C to 85°C	No
Pulse	JK0654219NL	Yes	0°C to 70°C	Yes
Pulse	JK0-0136NL	No	0°C to 70°C	Yes
TDK	TLA-7T101LF	No	0°C to 70°C	No
Wurth/Midcom	000-7093-37R-LF1	Yes	0°C to 70°C	No

TABLE 12-2: COMPATIBLE SINGLE-PORT 10/100/1000 MAGNETICS (CONTINUED)

13.0 PACKAGE OUTLINES

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

FIGURE 13-1: 64-VQFN PACKAGE - DRAWING




FIGURE 13-2: 64-VQFN PACKAGE - DIMENSIONS





FIGURE 13-3: 64-VQFN PACKAGE - LAND PATTERN



APPENDIX A: DATA SHEET REVISION HISTORY

TABLE A-1: REVISION HISTORY

Revision	Section/Figure/Entry	Correction
DS00002096G (10-24-23)	Section 13.0, "Package Out- lines"	Package Drawing and Package Dimensions updated. Package Land Pattern added.
DS00002096F (04-26-22)	Table 4-3, "IEEE-Defined Register Descriptions"	Updated register 9h bit 8 default column definition: "Set by MODE[3:0] strapping pins. See the Strapping Options - KSZ9031MNX section for details" to "1".
DS00002096E (06-02-17)	Table 2-1, "Signals - KSZ9031MNX"	Added the following note to pin description for pin 58: Note: This pin should never be driven externally.
DS00002096D (01-05-17)	All	Sales listing and cover pages updated. Minor text changes throughout.
	Section 5.2, "Operating Rat- ings**," on page 49	Updated maximum operating voltage for (DVDDL, AVDDL, AVDDL_PLL).
DS00002096C (07-26-16)	All	Removed Energy Efficient Ethernet functionality.
DS00002096B (05-24-16)	10.0 Reference Clock - Connection and Selection	Specified jitter for 25 MHz reference crystal/clock.
DS00002096A (02-19-16)	_	Converted Micrel data sheet KSZ9031MNX to Microchip DS00002096A. Minor text changes throughout.
	Wake-On-LAN – Custom- ized Packet, Expected CRC 1 and CRC 2 Registers.	The "lower" and "upper" denotations for the two bytes of expected CRC are swapped in the previ- ous revision.
	Product Identification System	Specified exposed pad size area for packages.
	Package Information	Corrected information for copper wire part numbers (KSZ9031MNXCC, KSZ9031MNXIC) to 64-pin (8 mm x 8 mm) QFN with (6.5 mm x 6.5 mm) exposed pad area. This is a data sheet correction. There is no change to the copper wire package.

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NC		Examples: a) KSZ9031MNXCA MII, GMII Interface 64-pin QFN (Pb-Free, 4.2 mm x 4.2 mm ePad) Commercial Temperature
Device: KSZ9031		Gold Wire Bonding b) KSZ9031MNXCC MII, GMII Interface
Interface:	M = MII, GMII	64-pin QFN (Pb-Free, 6.5 mm x 6.5 mm ePad) Commercial Temperature Copper Wire Bonding
Package:	NX = 64-pin QFN	c) KSZ9031MNXIA MII, GMII Interface 64-pin QFN (Pb-Free, 4.2 mm x 4.2 mm ePad)
Temperature:	C = 0°C to +70°C (Commercial) I = -40°C to +85°C (Industrial)	Industrial Temperature Gold Wire Bonding d) KSZ9031MNXIC MII. GMII Interface
Bond Wire:	A = Gold C = Copper	64-pin QFN (Pb-Free, 6.5 mm x 6.5 mm ePad) Industrial Temperature Copper Wire Bonding

Note the following details of the code protection feature on Microchip products:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip
 product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that
 we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously
 improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR- RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUD-ING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON- INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI- RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAM-AGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 9781668333310

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Taiwan - Kaohsiung Tel: 886-7-213-7830

Tel: 886-2-2508-8600

Tel: 66-2-694-1351

Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

Philippines - Manila

Tel: 886-3-577-8366

Taiwan - Taipei

Thailand - Bangkok

Vietnam - Ho Chi Minh