


200 mA low dropout LDO



DFN6 (2 x 2)
Wettable Flanks

Maturity status link

[LDL40](#)

Features

- AEC-Q100 grade 1 qualified
- Operating temperature range: $-40\text{ }^{\circ}\text{C} < T_J < 150\text{ }^{\circ}\text{C}$
- Input voltage from 3.3 V to 40 V
- Dropout voltage (700 mV typ. at 200 mA load)
- Low ground current (2 μA typ. at no load)
- Output voltage: 3.3 V, 5.0 V, or ADJ from 1.2 V to 12 V
- Output voltage tolerance: $\pm 2.5\%$ overtemperature, 0.5% at 25 $^{\circ}\text{C}$
- 200 mA guaranteed output current
- Power Good for fixed versions
- Logic-controlled electronic shutdown
- Internal current limit
- Thermal shutdown
- Output active discharge function
- DFN6 (2 x 2) WF package

Applications

- EV powertrain
- Always-on battery connected application
- Infotainment and instrument cluster
- ADAS

Description

LDL40 is a high accuracy voltage regulator designed to be directly connected to a car battery in automotive applications or a generic battery used in industrial applications. Extended input voltage up to 40 V makes the device able to support a load dump transient, which is typical in automotive systems. Ultra-low quiescent current at light load increases the battery operation lifetime in always-on-standby systems.

The device is stabilized with a small ceramic capacitor on the input and output.

An enable logic control function puts the LDL40 in shutdown mode allowing a total current consumption lower than 0.3 μA . Thermal protection is also included.

The device is available in automotive grade in a very small footprint DFN package with wettable flanks, allowing the maximum space saving in the PCB (printed circuit board) design and AOI (automated optical inspection).

1 Diagrams

Figure 1. Block diagram fixed version






Figure 2. Block diagram adjustable version



2 Pin configuration

Figure 3. Pin connection (top view)



DFN6 2 x 2

Table 1. Pin description

DFN6 (2x2)	Symbol	Description
1	V_{IN}	Input voltage
2	EN	Enable pin logic input: set V_{EN} = high to turn on the device V_{EN} = low to turn off the device Do not leave this pin floating
3	GND	Ground
4	PG	Power Good
5	ADJ/ V_{SENSE}	ADJ: adjust pin on the adjustable version Connect to a resistor divider to set the output voltage V_{SENSE} : output voltage sensing pin on fixed versions Connect to V_{OUT} Allows remote sensing
6	V_{OUT}	Output voltage
Exp PAD	Exposed pad	Connect to GND

3 Typical application circuit

Figure 4. Typical application for fixed version




Figure 5. Typical application for adjustable version




Table 2. Typical application components

Symbol	Value	Description	Note
C_{IN}	1 μ F	Input capacitor	Ceramic type
C_{OUT}	From 1 μ F to 200 μ F	Output capacitor	Ceramic type
ESR	From 5 m Ω to 10 Ω		
R_1		Output voltage side resistor	2 M Ω max.
R_2		Ground side resistor	2 M Ω max.
R_{PG}	From 10 k Ω to 2 M Ω		

Note: Including component derating.

4 Maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{IN}	Input voltage	-0.3 to 42	V
V_{OUT}	Output voltage ADJ version	-0.3 to 13	V
V_{ADJ}	Adjustable voltage	-0.3 to 3	V
V_{EN}	Enable input voltage	-0.3 to V_{IN}	V
V_{PG}		13	V
I_{OUT}	Output current ⁽¹⁾	Internally limited (see I_{SC} in Table 6)	A
T_{STG}	Storage temperature range	-40 to 150	°C
T_{JOP}	Operating junction temperature range	-40 to 150	°C

1. FR4 board with using 1 sq-in pad, 1 oz Cu.

Note:

Stressing the device above the ratings listed in Table 3. Absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and operation of the device in these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 4. Thermal data

Symbol	Parameter	DFN6 (2x2)	SOT23-5L	Unit
R_{thJA}	Thermal resistance junction-ambient ⁽¹⁾	62	180	°C/W

1. FR4 board with using 1 sq-in pad, 1 oz Cu.

Table 5. ESD performance

Symbol	Parameter	Test conditions	Value	Unit
ESD	ESD protection voltage	HBM	2	kV
		CDM on corner pins of DFN WF	750	V
		CDM on inner pins of DFN WF	500	V
		CDM industrial packages	500	V

5 Electrical characteristics

Table 6. Electrical characteristics ($V_{IN} = V_{OUT(NOM)} + 1\text{ V}$ or 3.3 V (whichever is greater); $I_{OUT} = 1\text{ mA}$; $C_{IN} = 4.7\text{ }\mu\text{F}$, $C_{OUT} = 10\text{ }\mu\text{F}$; $V_{EN} = V_{IN}$; typical values are at $T_J = 25\text{ }^\circ\text{C}$; min/max values are at $-40\text{ }^\circ\text{C} \leq T_J \leq 150\text{ }^\circ\text{C}$, unless otherwise specified).

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{IN}	Operating input voltage		$V_{OUT} + V_{DROP}$		40	V
$V_{IN(UVLO)}$	Undervoltage lockout	Rising edge		2.8	3.0	V
		Hysteresis		0.2		
V_{REF}	Reference voltage for adjustable devices	$T_J = 25\text{ }^\circ\text{C}$		1.2		V
V_{OUT}	Output voltage accuracy	All versions, $T_J = 25\text{ }^\circ\text{C}$	-0.5		+0.5	%
		$V_{OUT(NOM)} + 1\text{ V} \leq V_{IN} \leq 24\text{ V}$; $I_{OUT} = 1\text{ mA}$ to 200 mA ; $-40\text{ }^\circ\text{C} \leq T_J \leq 150\text{ }^\circ\text{C}$	-2.5		+2.5	%
ΔV_{OUT-IN}	V_{IN} static regulation	$V_{OUT(NOM)} + 1\text{ V} \leq V_{IN} \leq 24\text{ V}$		0.01	0.03	%/V
$\Delta V_{OUT-LOAD}$	Static load regulation	$I_{OUT} = 1\text{ mA}$ to 200 mA		2.0	3	mV
V_{DROP}	Dropout voltage	$I_{OUT} = 200\text{ mA}$; $V_{OUT} = 97\%$ of $V_{OUT(NOM)}$		700	1000	mV
I_{LIM}	Output current limit	$V_{OUT} = 90\% V_{OUT(NOM)}$	350	500	800	mA
I_{ADJ}	ADJ pin operating current			0.1	0.5	μA
I_Q	Quiescent current during regulation	V_{IN} from 2.5 V to 40 V no load		2	5	μA
		10 mA		50		
		100 mA		150		
		200 mA		220	500	
I_{Q_OFF}	Standby current	$V_{IN} = 32\text{ V}$		0.3	1	μA
V_{EN}	Enable input logic low	V_{IN} up to 40 V			0.7	V
	Enable input logic high	V_{IN} up to 40 V	2.0			
I_{EN}	Enable pin input current	V_{EN} from 2 V to 40 V		0.01	0.1	μA
V_{PG_OK}	Power Good output threshold, rising ⁽¹⁾		93		98	% V_{OUT}
V_{PG_NOK}	Power Good output threshold, falling ⁽¹⁾		86		95	
V_{pg_hy}	Power Good hysteresis		30	70		mV
V_{PG_L}	Power Good output voltage low	$I_{SINK_MAX} = 6\text{ mA}$, open drain output			0.4	V
T_{ON}	Turn on time	From assertion of V_{EN} to $V_{OUT} = 98\% V_{OUT(NOM)}$, $V_{OUT(NOM)} = 1.0\text{ V}$		800		μs
SVR_I	V_{IN} supply voltage rejection (adj version)	$V_{IN} = 5\text{ V} \pm V_{RIPPLE}$ $V_{RIPPLE} = 0.2\text{ V}$; freq = 1 kHz $I_{OUT} = 10\text{ mA}$; $V_{OUT(NOM)} = 1.2\text{ V}$		65		dB
SVR_B	V_{BIAS} supply voltage rejection (fixed version)	$V_{IN} = 15\text{ V} \pm V_{RIPPLE}$ $V_{RIPPLE} = 0.2\text{ V}$; freq = 1 kHz ;		70		dB

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
		$I_{OUT} = 10 \text{ mA}$; $V_{OUT(NOM)} = 1.2 \text{ V}$				
e_{N-ADJ}	Output noise voltage (adj version)	$V_{IN} = 3 \text{ V}$; $V_{OUT(NOM)} = 1.2 \text{ V}$; 10 Hz to 100 kHz, $I_{OUT} = 1 \text{ mA}$		100		μV_{RMS}
e_{N-FIX}	Output noise voltage (fixed versions)	$V_{IN} = 3 \text{ V}$; $V_{OUT(NOM)} = 1.2 \text{ V}$; 10 Hz to 100 kHz, $I_{OUT} = 1 \text{ mA}$		300		μV_{RMS}
R_{ON}	Output voltage discharge MOSFET			70		Ω
T_{SHDN}	Thermal shutdown			170		$^{\circ}\text{C}$
	Hysteresis			20		

1. The Power Good threshold is calculated as percentage of the measured V_{OUT} .

6 Application information

6.1 V_{IN} pin voltage requirements

The LDL40 is a low-dropout linear voltage regulator equipped with a low-RDS-(on) P-channel MOSFET used as a pass-element. The device's internal circuits are able to start with an input voltage as low as 3.3 V.

6.2 Output discharge function

LDL40 embeds an open drain that allows to discharge, with about 70 Ω , the output capacitor when the enable pin goes to zero.

6.3 Current limitation

The LDL40 is protected against short-circuit on the output. The load current is limited to the maximum value of I_{LIM} when V_{OUT} is equal to 90% of its nominal value.


6.4 Thermal protection

Thermal protection acts when the junction temperature reaches 170 °C typical. At this point, the output of the IC shuts down. As soon as the junction temperature falls below the thermal hysteresis value, the device starts working again.

In order to calculate the maximum power that the device can dissipate, keeping the junction temperature below the maximum operating value, the following formula is used:

$$P_{DMAX} = (150 - T_{AMB}) / R_{thJA} \quad (1)$$

Figure 6. Derating curve



6.5 Input and output capacitors

The LDL40 requires external capacitors to assure the regulator control loop stability.

Any good quality ceramic capacitor can be used, however, the X5R and the X7R are suggested since they guarantee a very stable combination of capacitance and ESR overtemperature.

It is recommended that the input/output capacitors are located as close as possible to the relative pins. The LDL40 requires a V_{IN} capacitor with a minimum value of 1 μ F minimum.

The control loop is designed to be stable with any good quality output ceramic capacitor (such as X5R/X7R types) with a minimum value of 1.0 μ F and equivalent series resistance in the [5 m Ω – 10 Ω] range. It is important to highlight that the output capacitor must maintain its capacitance and ESR in the stable region over the full operating temperature and load and input voltage ranges, to assure stability. Therefore, capacitance and ESR variations must be taken into account in the design phase to ensure the device works in the expected stability region.

6.6 Power Good output

The LDL40 features a Power Good open drain output. The pin is high-Z when the output voltage is within the valid range or when the device is disabled (EN = LOW). The pin is pulled low when the output voltage is below the minimum PG threshold (see V_{PG_OK} V_{PG_NOK} parameters).

7 Typical performance characteristics

$C_{IN} = 4.7 \mu F$; $C_{OUT} = 10 \mu F$.

Figure 7. Output voltage vs. temperature




Figure 8. Output voltage vs. temperature




Figure 9. Static load vs. temperature




Figure 10. Line regulation




Figure 11. Output current limit vs. temperature




Figure 12. Quiescent current vs. V_{IN}










Figure 13. Quiescent current vs. output current

Figure 14. Quiescent current vs. temperature

Figure 15. Dropout voltage vs. temperature

Figure 16. Standby current vs. input voltage

Figure 17. Output noise voltage

Figure 18. V_{IN} supply voltage rejection vs. frequency


Figure 19. Line transient

VIN = VEN = 2.65 V to 10 V, tr = tf = 1 μ s, ADJ = VOUT, Iout = 1 mA




Figure 20. Enable threshold vs. temperature

Ven ON@2.65V




Figure 21. Load transient

VIN = VEN = 2.65 V, ADJ = VOUT, IOUT from 100 μ A to 250 mA, tr = tf = 10 μ s





Figure 22. Load transient

VIN = VEN = 2.65 V, ADJ = VOUT, IOUT from 10 mA to 250 mA, tr = tf = 5 μ s



8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

8.1 DFN6 (2 x 2) wettable flanks package information

Figure 23. DFN6 (2 x 2) wettable flanks package outline





Table 7. DFN6 (2 x 2) wettable flanks mechanical data


Dim.	mm		
	Min.	Typ.	Max.
A	0.70	0.75	0.80
A1	0.00		0.05
b	0.25	0.30	0.35
D	1.95	2.00	2.05
D2	1.50	1.60	1.70
e	0.65 BSC		
E	1.95	2.00	2.05
E2	0.80	0.90	1.00
L	0.20	0.30	0.40
K	0.25 BSC		
aaa	0.10		
bbb	0.10		
ccc	0.10		
ddd	0.10		

Figure 24. DFN6 (2 x 2) wettable flanks recommended footprint



8.2 DFN6 WF 2D marking information

Figure 25. DFN6 WF 2D marking



Spec	UTL
A	0.2 mm
B	0.2 mm
C	1.6x1.6 (+/-0.125) mm.
D	1.6x1.6 (+/-0.125) mm.

9 DFN6 (2x2 mm) packing information

Figure 26. DFN6 (2x2 mm) tape outline





Figure 27. DFN6 (2x2 mm) reel outline


Figure 28. Pin 1 orientation





Figure 29. DFN6 (2x2 mm) cover tape outline



COVER TAPE WIDTH* (W ±0.1)	CARRIER TAPE WIDTH
5.3, 5.4, 5.5	8
9.2, 9.3, 9.5	12
13.3, 13.5	16
21.0, 21.3	24
25.5	32
37.5	44
49.5	56
81.5	88

NOTES

- 1 THICKNESS : 0.041 – 0.055
- 2 STANDARD LENGTH : 300m or 500m
- 3 TENSILE STRENGTH : >5.0kg/mm sq.
- 4 ELONGATION : >75%
- 5 SURFACE RESISTANCE: 1E+4 TO 9.9E+10 ohms.
SURFACE RESISTIVITY: 1E+5 TO 9.9E+11 ohms/sq.
- 6 PEEL STRENGTH CONFORMS TO EIA SPEC: 20 TO 80g
- 7 RECOMMENDED SHELF LIFE : 2 YEARS
FROM MANUFACTURING DATE
- 8 LUMINOUS TRANSMITTANCE : 87.8%
- 9 HAZE : 28%
- *10 OTHER COVER TAPE WIDTH REFER TO W14.08-04.

10 Ordering information

Table 8. Order code

Order code	Package	V _{OUT}	Marking
LDL40PURY	DFN6 (2x2) WF	ADJ	TBD
LDL40PU33RY	DFN6 (2x2) WF	3.3	TBD
LDL40PU50RY	DFN6 (2x2) WF	5.0	TBD

Revision history

Table 9. Document revision history

Date	Revision	Changes
24-Oct-2023	1	Initial release.
14-Dec-2023	2	Minor text changes

Contents

1	Diagrams	2
2	Pin configuration	3
3	Typical application circuit	4
4	Maximum ratings	5
5	Electrical characteristics	6
6	Application information	8
6.1	V _{IN} pin voltage requirements	8
6.2	Output discharge function	8
6.3	Current limitation	8
6.4	Thermal protection	8
6.5	Input and output capacitors	9
6.6	Power Good output	9
7	Typical performance characteristics	10
8	Package information	13
8.1	DFN6 (2 x 2) wettable flanks package information	13
8.2	DFN6 WF 2D marking information	16
9	DFN6 (2x2 mm) packing information	17
10	Ordering information	20
	Revision history	21

List of tables

Table 1.	Pin description	3
Table 2.	Typical application components	4
Table 3.	Absolute maximum ratings	5
Table 4.	Thermal data	5
Table 5.	ESD performance	5
Table 6.	Electrical characteristics ($V_{IN} = V_{OUT(NOM)} + 1\text{ V}$ or 3.3 V (whichever is greater); $I_{OUT} = 1\text{ mA}$; $C_{IN} = 4.7\text{ }\mu\text{F}$, $C_{OUT} = 10\text{ }\mu\text{F}$; $V_{EN} = V_{IN}$; typical values are at $T_J = 25\text{ }^\circ\text{C}$; min/max values are at $-40\text{ }^\circ\text{C} \leq T_J \leq 150\text{ }^\circ\text{C}$, unless otherwise specified).	6
Table 7.	DFN6 (2 x 2) wettable flanks mechanical data	14
Table 8.	Order code	20
Table 9.	Document revision history	21

List of figures

Figure 1.	Block diagram fixed version	2
Figure 2.	Block diagram adjustable version	2
Figure 3.	Pin connection (top view)	3
Figure 4.	Typical application for fixed version	4
Figure 5.	Typical application for adjustable version	4
Figure 6.	Derating curve	8
Figure 7.	Output voltage vs. temperature	10
Figure 8.	Output voltage vs. temperature	10
Figure 9.	Static load vs. temperature	10
Figure 10.	Line regulation	10
Figure 11.	Output current limit vs. temperature	10
Figure 12.	Quiescent current vs. V_{IN}	10
Figure 13.	Quiescent current vs. output current	11
Figure 14.	Quiescent current vs. temperature	11
Figure 15.	Dropout voltage vs. temperature	11
Figure 16.	Standby current vs. input voltage	11
Figure 17.	Output noise voltage	11
Figure 18.	V_{IN} supply voltage rejection vs. frequency	11
Figure 19.	Line transient	12
Figure 20.	Enable threshold vs. temperature	12
Figure 21.	Load transient	12
Figure 22.	Load transient	12
Figure 23.	DFN6 (2 x 2) wettable flanks package outline	13
Figure 24.	DFN6 (2 x 2) wettable flanks recommended footprint	15
Figure 25.	DFN6 WF 2D marking	16
Figure 26.	DFN6 (2x2 mm) tape outline	17
Figure 27.	DFN6 (2x2 mm) reel outline	18
Figure 28.	Pin 1 orientation	19
Figure 29.	DFN6 (2x2 mm) cover tape outline	19

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved