



NV6512C


DATASHEET

GaNSafe™ Power IC





Bottom-cooled TOLL-4L Top Bottom Analytis Gansofe Power ic



Simplified Diagram

1. Features

- V_{DS} 650V continuous / 800V transient
- 55 m Ω R_{DS(ON)_MAX_25C} and 41 A I_{DS(CONTINUOUS)}
- TOLL-4L thermally-enhanced, bottom-cooled
- PWM input compatibility 10 to 18 V
- Paralleling capability up to 2x power ICs
- Zero reverse-recovery charge
- Turn-ON and Turn-OFF dV/dt programmability
- Up to 2 MHz operation
- Short Circuit Protection with 350 ns latency
- dV/dt immunity up to 100 V/ns
- 2kV ESD all Pins
- JEDEC and IPC-9701 Qualifications
- AEC-Q100 Grade 1 (ordering option)
- RoHS, Pb-free, REACH-compliant

2. Applications / Topologies

- AC-DC, DC-DC, CCM or CrM TP-PFC
- Optimized for synchronous half-bridge, fullbridge, 3-phase, or buck/boost operation
- Data Center CRPS, and Solar Inverter/ESS
- EV OBC & DC-DC converter, and motor drive


3. Description


The NV6512C is a thermally-enhanced bottom-cooled SMD version of the GaNFast™ power IC family, optimized for higher power systems using GaNSafe™ technology, making it the ideal choice for high-frequency, high-power-density, and high-efficiency power systems in data center, solar, industrial, and automotive segments.

GaNFast power ICs integrate GaN FET(s) with gate drive to create an easy-to-use power stage building block.


GaNSafe technology further integrates critical protection and performance features that enable unprecedented reliability and robustness. The TOLL package ties this architecture together with industry-standard thermally-enhanced packaging, creating dependable solutions for world-class size/weight, efficiency, and cost.

4. Typical Application Circuits





1



BTP PFC CLLC or LLC

PSFB or DAB

5. Table of Contents

(1) <u>Features</u>	pg. 1
(2) Applications / Topologies	pg. 1
(3) Description	pg. 1
(4) Typical application circuits	pg. 1
(5) Table of contents	pg. 2
(6) Absolute maximum ratings	pg. 3
(7) Recommended operating conditions	pg. 4
(8)ESD ratings	pg. 4
(9)Thermal resistance	pg. 4
(10) Electrical characteristics	pg. 5
(11) Inductive switching circuit diagram	pg. 6
(12) Electrical curves	pg. 7 – 9
(13) Pinout table	pg. 10
(14) Functional description	pg. 11 – 14
(14.1) GaNSafe operation	pg. 11
(14.2) Internal gate drive power loss	pg. 12
(14.3) Turn-ON/OFF dV/dt control	pg. 12
(14.4) Paralleling GaNSafe power ICs	pg. 12
(14.5) Short Circuit Protection	pg. 13
(14.6) Design for VDS_CONT & VDS_TRANS	pg. 13
(14.7) PCBA layout guidelines	pg. 14
(14.8) PCBA reference schematic	pg. 15
(14.9) PCBA SMT IR reflow profile	pg. 15
(14.10) Recommended Isolator IC's	pg. 15
(15) Package outline dimensions	pg. 16
(16) TnR drawing and socket orientation	pg. 17
(17) 20-Year Limited Product Warranty	pg. 18
(18) Ordering information	pg. 18
(19) Revision history	pg. 18

6. Absolute Maximum Ratings(Note 1) (with respect to Source, T_{CASE} = 25°C, unless specified)

Symbol	Parameter	Max	Units
V _{DS(CONT)}	Continuous Drain-to-Source voltage	-7 to +650	V
V _{DS(TRAN)}	Transient Drain-to-Source voltage (Note 2)	800	V
I _{DS(CONT)}	Continuous Drain current (T _{CASE} = 25 °C) (Note 3) Continuous Drain current (T _{CASE} = 100 °C, T _{JUNC} = 150 °C) (Note 3)	41 26	А
I _{DS_PULSE}	Pulsed Drain current (10 μ s @ T_{JUNC} = 25 °C) (Note 3) Pulsed Drain current (10 μ s @ T_{JUNC} = 150 °C) (Note 3)	83 38	А
V _{DRIVE_CONT}	Continuous input voltage measured between VDRIVE and SK pins	-0.6 to 18	V
V _{DRIVE_TRANS}	Transient input voltage measured between V _{DRIVE} and SK pins (Note 4)	-2.0	V
dV/dt	Slew Rate on Drain-to-Source	100	V/ns
T _{JUNC}	Junction Temperature	-40 to +150	°C
T _{STOR}	Storage temperature	-55 to +150	°C

⁽¹⁾ Absolute Maximum Ratings are stress ratings, and subjecting devices to stresses beyond these ratings may cause permanent damage.

- (2) $V_{DS (TRAN)}$ allows for surge ratings during *non-repetitive* events that are < 100 μ s.
- (3) Limited by Short Circuit Protection.
- (4) Limited to 200 ns.

7. Recommended Operating Conditions (Note 5)

Symbol	Parameter	Min	Тур	Max	Units
V _{DRIVE_H}	Drive input pin voltage high	11	12 ~ 13	18	V
V _{DRIVE_L}	Drive input pin voltage low	-0.3	0	0.3	V
R _{DRIVE_ON}	Turn-ON V _{DRIVE} Pin series resistor	5	10	25	Ω
R _{DRIVE_OFF}	Turn-OFF VDRIVE Pin series resistor	1	2	10	Ω

⁽⁵⁾ Exposure to conditions beyond maximum recommended operating conditions for extended periods of time may affect device reliability.

8. ESD Ratings

Symbol	Parameter	Max	Units
НВМ	Human Body Model (per JS-001-2014)	2,000	V
CDM	Charged Device Model (per JS-002-2014)	1,000	V

9. Thermal Resistance

Symbol	Parameter	Тур	Units
$R_{_{\theta_JUNC\text{-CASE}}}$	Junction-to-Case Thermal Resistance	0.60	°C/W

10. Electrical Characteristics

Conditions unless otherwise specified: $V_{DS} = 400V$, $V_{DRIVE} = 15V$, $T_{CASE} = 25$ °C, $I_{DS} = 13A$, $R_{DRIVE} = 5\Omega$

Symbol	Parameter	Min	Тур	Max	Units	Conditions
Drive Pin Ch	aracteristics		1		•	,
 DRIVE_OPERATING	V _{DRIVE} operating current		3.3		mA	V _{DRIVE} = 15V, F _{SW} = 300kHz, 50% D.C., V _{DS} = 0V
 DRIVE_LEAKAGE	V _{DRIVE} leakage current		1.5		mA	V _{DRIVE} = 15V
Switching C	haracteristics					
t _{on}	Turn-ON propagation delay	24		35	ns	Fig 1,2; -40 °C \leq T _{CASE} \leq +150 °C; R _{DRIVE} = 1 Ω
t _{OFF}	Turn-OFF propagation delay	7		13	ns	Fig 1,2; -40 °C \leq T _{CASE} \leq +150 °C; R _{DRIVE} = 1 Ω
t _{ON_MIN}	Minimum valid V _{DRIVE} on-time pulse duration (first PWM ON pulse)	75			ns	$R_{DRIVE} = 5\Omega$
t RISE	Turn-OFF rise time		8		ns	Fig 1,2 ; R _{DRIVE} = 1Ω
t _{FALL}	Turn-ON fall time		7		ns	Fig 1,2 ; R _{DRIVE} = 10Ω
Short Circuit	Protection (SCP)					
V _{DS_SCP}	V _{DS(ON)} Short Circuit Detect Threshold	11.5	13.5		V	18V ≥ V _{DRIVE} ≥ 11V, T _{JUNC} = -40 °C to +150 °C, verified by design
t SCP_DLY_TURN-ON	Delay from Short Circuit Event to Soft Shut Down, into Turn-ON		350		ns	18V ≥ V _{DRIVE} ≥ 11V, T _{JUNC} = -40 °C to +150 °C, verified by design
t SCP_DLY_OPER	Delay from Short Circuit Event to Soft Shut Down, during Operation		50		ns	18V ≥ V _{DRIVE} ≥ 11V, T _{JUNC} = -40 °C to +150 °C, verified by design
GaN FET Ch	aracteristics					
l DSS	Drain-Source leakage current		2.0	100	μΑ	V _{DS} = 650 V, V _{DRIVE} = 0 V
l _{DSS}	Drain-Source leakage current		21		μΑ	$V_{DS} = 650 \text{ V}, V_{DRIVE} = 0 \text{ V},$ $T_{JUNC} = 150 \text{ °C}$
R _{DS(ON)}	Drain-Source resistance		40	55	mΩ	V _{DRIVE} = 15V, I _{DS} = 13 A
R _{DS(ON)}	Drain-Source resistance		94		mΩ	V _{DRIVE} = 15V, I _{DS} = 13 A, T _{JUNC} = 150 °C
V _{SD}	Source-Drain reverse voltage		2.2			V _{DRIVE} = 0 V, I _{SD} = 13 A
SD			3.3		V	V DRIVE - O V, ISD - 1071
V SD I SD	Source-Drain reverse current		66		A	V _{DRIVE} = 0 V, V _{SD} = 7V, 50us pulse, based on P _{DISSIPATION}
l _{SD}	Source-Drain reverse current Output charge					$V_{DRIVE} = 0V$, $V_{SD} = 7V$, 50us pulse,
	_		66		A	V _{DRIVE} = 0V, V _{SD} = 7V, 50us pulse, based on P _{DISSIPATION}
I _{SD} Q _{OSS} Q _{RR}	Output charge		66 59		A nC	V _{DRIVE} = 0V, V _{SD} = 7V, 50us pulse, based on P _{DISSIPATION}
C _{OSS}	Output charge Reverse recovery charge		66 59 Zero		A nC nC	$V_{DRIVE} = 0V, V_{SD} = 7V, 50us pulse, \\ based on P_{DISSIPATION} \\ V_{DS} = 400 \ V, V_{DRIVE} = 0 \ V$
C _{OSS}	Output charge Reverse recovery charge Output capacitance Effective output capacitance, energy		66 59 Zero 74		A nC nC	$V_{DRIVE} = 0V, V_{SD} = 7V, 50us \text{ pulse},$ based on $P_{DISSIPATION}$ $V_{DS} = 400 \text{ V}, V_{DRIVE} = 0 \text{ V}$ $V_{DS} = 400 \text{ V}, V_{DRIVE} = 0 \text{ V}$
${\mathsf C}_{OSS}$ ${\mathsf C}_{O(er)}^{Note 6}$	Output charge Reverse recovery charge Output capacitance Effective output capacitance, energy related Effective output capacitance, time		66 59 Zero 74 99		A nC nC pF	$\begin{split} &V_{DRIVE} = 0\text{V}, V_{SD} = 7\text{V}, 50\text{us pulse}, \\ &\text{based on } P_{DISSIPATION} \\ &V_{DS} = 400 \text{V}, V_{DRIVE} = 0 \text{V} \\ &V_{DS} = 400 \text{V}, V_{DRIVE} = 0 \text{V} \\ &V_{DS} = 400 \text{V}, V_{DRIVE} = 0 \text{V} \end{split}$

⁽⁶⁾ $C_{O(er)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 400 V

⁽⁷⁾ $C_{O(tr)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 400 V Datasheet

5 Rev September 17th, 2024

11. Inductive Switching Test Circuit and Typical Waveforms




Figure 1. Inductive Switching Test Circuit




Figure 2. Prop Delay, Rise/Fall Time

12. Electrical Curves (GaN FET, $T_{CASE} = 25$ °C unless otherwise specified)




Fig. 3. I_{DS} vs. V_{DS}, T_{JUNC} = 25 °C




Fig. 5. I_{SD} vs. V_{SD}, T_{JUNC} = 25 °C, 150 °C




Fig. 7. Normalized R_{DSON} vs. T_{JUNC}




Fig. 4. I_{DS} vs. V_{DS}, T_{JUNC} = 150 °C




Fig. 6. I_{DSS} vs. V_{DS}, T_{JUNC} = 25 °C, 150 °C




Fig. 8. Coss vs. V_{DS}




Fig. 9. Eoss vs. VDS




Fig. 11. Typ t_{PROP_ON, OFF} vs. T_{JUNC}




Fig. 13. Transient R_{O_JUNC-CASE}




Fig. 10. Qoss vs. VDS




Fig. 12. PDISSIPATION VS. TCASE




Fig. 14. Safe Operating Area, TCASE = 25°C




Fig. 15. E_{ON} vs. I_{DS}, T_{JUNC} = 25 °C




Fig. 17. E_{ON} vs. I_{DS}, T_{JUNC} = 125°C




Fig. 19. I_{DRIVE} vs. Switching Frequency (F_{SW})




Fig. 16. E_{OFF} vs. I_{DS}, T_{JUNC} = 25 °C





Fig. 18. E_{OFF} vs. I_{DS}, T_{JUNC} = 125°C

13. Pinout Table





Pin		I/O (Note 8)	Description
Number	Symbol	1/0 (******)	Description
1~6, Bottom Pad	Source	G	Source of power FET and Thermal Pad for Heatsink
7	SK	G	Reference for isolated PWM output (Kelvin return for VDRIVE)
8	V _{DRIVE}	I	Connect isolated PWM output to VDRIVE
9 (Tab)	Drain	Р	Drain of power FET

⁽⁸⁾ G = Ground, I = Input, P = Power

14. Functional Description

14.1. GaNSafe Operation: Internally-regulated V_{GS} and Block Diagram

GaNSafe power IC's are the industry's first GaN power devices allowing high speed operation in an industry-standard 4-Pin package (Drain / Source / V_{DRIVE} / SK) ~ **also providing regulated V_{GS} and protection & performance features!**

 V_{DRIVE} **Pin** is a patent-pending multi-function input for BOTH isolated PWM signal AND internal bias power for the GaN power IC. GaNSafe is optimized for synchronous operation under all conditions (Start-Up and Steady-State). Achieving advanced capabilities in only 4 terminals requires an isolated PWM with \geq 500mA output current and \geq 10V (**absolute minimum**). Recommended V_{DRIVE} voltage should be \geq 11V. Typical V_{DRIVE} voltage should be between 12V to 13V when using Bootstrap for HS device. Typical V_{DRIVE} voltage can be up to 15V when using isolated DC-DC supply for HS device.

Minimum On-Time: GaNSafe power ICs have an integrated 5V power supply fed by V_{DRIVE} , and Level Shift & Deglitch circuits. The t_{ON_MIN} (minimum valid on-time pulse at V_{DRIVE} pin) is 75ns (sect. 10).

Internally regulated V_{GS} turns-ON the GaN gate with optimized voltage and turns-OFF at 0V. Negative gate bias is NOT required since there is an internal Miller Clamp to maintain the GaN gate OFF during PWM OFF state.

 V_{DS} Rating: During switching, the Drain toggles between Source voltage and V_{IN} (650V maximum). The Drain can withstand *non-repetitive* pulses up to 800V for <100 us [see sect. 6 for $V_{DS(TRAN)}$ rating]. The platform design must have appropriate commutation loop decoupling and adhere to voltage margin.

Isolated PWM IC: A dual PWM driver such as SI8273BBD-IS1 can be used (see Sect. 14.8 Ref Schematic), and Sect. 14.10 lists other PWM drivers that are recommended.




Figure 20. GaNSafe Block Diagram

Datasheet 11 Rev September 17th, 2024

14.2. Internal Gate Drive Power Loss

Internal gate drive power loss on GaNSafe power IC's can be projected by using I_{DRIVE} value from Fig. 19 (I_{DRIVE} vs. F_{SW}), interpolated between duty cycle curves, multiplied by V_{DRIVE} (i.e., I_{DRIVE} * V_{DRIVE}).




Figure 21. Normal Operating Mode Timing Diagram (VDRIVE input vs. VGS)

14.3. Programmable Turn-ON and Turn-OFF dV/dt Control

During start-up or hard-switching condition, it may be desirable to limit slew rate (dV/dt) on the Drain. To program Turn-ON slew rate connect R_{DRIVE_ON} in series with V_{DRIVE} pin (as shown in sect. 14.8 reference schematic). Conversely, Turn-OFF slew rate is programmed using R_{DRIVE_OFF} series resistor value. These resistors ($R_{DRIVE_ON_OFF}$) set the *current* of the internal gate drive circuit, therefore setting dV/dt.




Figure 22. Turn-on dV/dt Slew Rate Control




Figure 23. Turn-OFF dV/dt Slew Rate Control

14.4. Paralleling GaNSafe power IC's

GaNSafe power IC's can be paralleled up to a recommended maximum of $\underline{\textbf{Qty2}}$, maintaining close T_{ON} and T_{OFF} matching of propagation delays. The following schematic revisions should be made:

- Add Kelvin-Source resistors in the return path from each SK Pin back to the external isolated PWM driver
- Adjust R_{DRIVE} value to assist T_{ON} / T_{OFF} matching

14.5. Short Circuit Protection

GaNSafe power ICs continuously monitor V_{DS} and trigger Short Circuit Protection (SCP) above V_{DS_SAT} trip point (listed in sect. 10). GaNSafe power ICs Turn-OFF via Soft Shutdown (S/D) after SCP is triggered, holding the GaN gate LOW on a cycle-by-cycle basis unless V_{DS_SAT} setpoint is CLEARED or until the system undergoes Power-ON Reset (POR).

 V_{DS_SAT} Min/Max tolerances (listed in sect. 10) are designed to set SCP trip point \geq 20% higher than the GaN power device saturation current, up to 150C. SCP latency is 350ns including Blanking Time during Turn-ON *into* a short circuit event, but SCP latency is 50ns when a short circuit event occurs during normal switching operation.

It is critical for GaN devices to have integrated SCP (Short Circuit Protection) due to GaN's shorter SCWT (Short Circuit Withstand Time) and the need for ultra-low latency on SCP operation. However, OTP (Over Temp) & OCP (Over Current) are typically implemented via system DSP.

14.6. Design for VDS(CONT) and VDS(TRAN)

GaNSafe power ICs have been designed and tested to provide significant design margin for continuous and transient voltage conditions, for topologies typically used in high power operation up to 22kW. These voltage levels and recommended design margin can be analyzed using Fig. 24 below. When the GaNSafe power IC is switched off, energy stored in the output circuit causes V_{DS} overshoot (V_{SPIKE}), and after dissipation of the stored energy V_{DS} settles to the level of the bus voltage.

- For *repetitive* events, derating should be applied from V_{DS(TRAN)} rating (800V) to V_{DS(CONT)} rating (650V max) under the worst case operating conditions.
- It is recommended to design the system such that V_{DS-OFF} is < 520V (80% of V_{DS(CONT)} rating).
- Non-repetitive events are infrequent, one-time conditions such as line surge, ESD, and lightning strike. No derating from 800V is needed for non-repetitive V_{SPIKE} durations < 100 µs.





Figure 24. V_{DS(CONT)} and V_{DS(TRAN)}

Datasheet 13 Rev September 17th, 2024

14.7. PCB Layout Guidelines and PCB Footprint


PCB layout is critical for thermal management, noise immunity, and proper operation of the power IC. The following rules should be followed carefully during the design of the PCB layout:

- Place IC filter and programming components <u>directly adjacent to the GaNSafe power IC</u>, and reference all these components to the SK pin.
- Place an 0402 site for MLCC between SK and V_{DRIVE} Pins (<u>directly adjacent to the pins</u>). This site may be stuffed with a 47pF MLCC if additional noise immunity on V_{DRIVE} Pin is desired.
- Observe the limits on RDRIVE_ON and RDRIVE_OFF minimum values in ROC Sect. 7.
- Do *not* run power SOURCE currents through SK pin!
- For best thermal management, place thermal vias in the source pad area to conduct the heat out through the bottom of the package and through the PCB board to other layers.
- Use large PCB thermal planes (connected with thermal vias to the source pad) and additional PCB layers to reduce IC temperatures as much as possible.




Datasheet 14 Rev September 17th, 2024

14.8. Reference Schematic



14.9. PCBA SMT IR Oven Profile (guideline only):




14.10. Recommended Isolator IC's:

Supplier	Isolated P/N	UVLO Setpoint	CMTI (V/ns)	Drive Strength	Channels
SkyWorks (Si Labs)	SI8273BBD-IS1	VDDI: 1.85V	200	1.8A source/4A sink	Dual
SKYVVOIKS (SI Laus)	3102/3000-131	VDDO: 8.0V	200	1.6A SOUTCE/4A SITIK	Duai
SkyWorks (Si Labs)	SI8275BBD-IM1	VDDI: 1.85V	200	1 9A source/4A sink	Dual
SKYVVOIKS (SI Laus)	3102/3000-11011	SI8275BBD-IM1 VDDO: 8.0V 200	200	1.8A source/4A sink	Duai
NovoSense	NCICCONID O1CMD	VDDI: 2.5V	150	6A source/8A sink	Dual
Novosense	vDDO: 8.0V	150	ba source/8A sirik	Dual	
NovoSense	NSI6602B-Q1SWR	VDDI: 2.35V	150	AA source/6A sink	Dual
Novosense	NSI00UZB-Q13WK	VDDO: 8.0V	150	4A source/6A sink	Duai
Infineon	2EDF9275F	VDDI: 2.85V	150	10	Dual
IIIIIIeon	260192731	VDDO: 4.2V	VDDO: 4.2V	4A source/8A sink	Duai
Infineon	150073755	VDDI: 2.65V	200	FA source/OA sink	Cinalo
minieon	TEDD/2/3F	1EDB7275F VDDO: 3.9V 300		5A source/9A sink	Single


Datasheet 15 Rev September 17th, 2024


15. Package Outline Dimensions:



SYM	MIN	NOM	MAX
Α	2.15	2.30	2.45
b	0.70	0.70	0.80
b1	_	0.35 REF.	_
b2	0.75	0.75	0.85
С	0.40	0.50	0.60
D	10.18	10.38	10.58
D1	0.50	0.70	0.90
D2	_	3.30 REF.	_
D3	_	2.77 REF.	_
E	9.70	9.90	10.10
E1	_	8.50 REF	_
E2	_	9.46 REF.	_
е	1.15	1.20	1.25
e1	4.20	4.30	4.40
e2	1.175	1.225	1.275
H	11.48	11.68	11.88
K	_	4.08 REF	
K1	_	4.17 REF.	_
L	_	9.13 REF.	_
L1	_	0.23 REF.	_
L2	0.50	0.60	0.70
L3	1.10	1.20	1.30
L4	1.10	1.20	1.30
L5	_	0.23 REF.	_
M	0.16	0.26	0.36
M1	1.10	1.20	1.30
M2	3.00	3.10	3.20
Ø	8°	10°	12°

16. TnR Drawing and Socket Orientation





* JEDEC Standard Orientation.

17. 20-Year Limited Product Warranty

A 20-year limited warranty applies to packaged Navitas GaNSafe power ICs in mass production, subject to the terms and conditions of Navitas' express limited product warranty (available at https://navitassemi.com/terms-conditions). The warranted specifications include only the MIN and MAX values listed only in Table 6 (Absolute Maximum Ratings), Table 8 (ESD Ratings), and Table 10 (Electrical Characteristics) of this datasheet. Typical (TYP) values or other specifications are not warranted.



18. Ordering Information

Part Number	Qualification	Package	MSL Rating	TnR Sizes/Qtys
NV6512C	JEDEC			Standard (13" dia) Qty1,500
NV6512C-RA	JEDEC	TOLL-4L	0	Mini-Reel (7" dia) Qty340
NV6512CQ	AEC-Q100 Grade 1	Bottom-cooled SMD	3	Standard (13" dia) Qty1,500
NV6512CQ-RA	-40 °C to +125 °C			Mini-Reel (7" dia) Qty340

19. Revision History

Date	Status	Notes
Jan 19 th , 2024	Final	First Datasheet Publication
Jan 24 th , 2024	Final	Normalized product family R _{DSON} TempCo curve Added Navitas 20-Year Limited Product Warranty
Feb 23 rd , 2024	Final	 Updated POD (TOLL) and TnR Socket drawing & Pin1 orientation Updated Electrical Characteristics table data & Fig. 19 curve Updated R_{⊕_J-C} table
Jul 1 st , 2024	Final	Updated section 14 Applications
Aug 1 st , 2024	Final	Updated V _{DRIVE} ratings on Pages 1, 3, 4, and 11
Sep 17 th , 2024	Final	Added T _{RISE} and T _{FALL} to the Electrical Characteristics table



Additional Information

EXCEPT TO THE EXTENT THAT INFORMATION IN THIS DATA SHEET IS EXPRESSLY AND SPECIFICALLY WARRANTED IN WRITING BY NAVITAS SEMICONDUCTOR ("NAVITAS"), EITHER PURSUANT TO THE TERMS AND CONDITIONS OF THE LIMITED WARRANTY CONTAINED IN NAVITAS' STANDARD TERMS AND CONDITIONS OF SALE OR A WRITTEN AGREEMENT SIGNED BY AN AUTHORIZED NAVITAS REPRESENTATIVE, (1) ALL INFORMATION IN THIS DATA SHEET OR OTHER DESIGN RESOURCES PROVIDED BY NAVITAS, INCLUDING WITHOUT LIMITATION RELIABILITY AND TECHNICAL DATA, REFERENCE DESIGNS, APPLICATION ADVICE OR TOOLS, AND SAFETY INFORMATION (COLLECTIVELY, "DESIGN RESOURCES"), ARE PROVIDED "AS IS" AND WITH ALL FAULTS; AND (2) NAVITAS MAKES NO WARRANTIES OR REPRESENTATIONS AS TO ANY SUCH INFORMATION OR DESIGN RESOURCES AND HEREBY DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

CUSTOMER RESPONSIBILITIES. This data sheet and other Design Resources provided by Navitas are intended only for technically trained and skilled developers designing with Navitas- or GeneSiC-branded products ("Products"). Performance specifications and the operating parameters of Products described herein are determined in the independent state and may not perform the same way when installed in customer products. The customer (or other user of this data sheet) is solely responsible for (a) designing, validating and testing the application, products and systems in which Products are incorporated; (b) evaluating the suitability of Products for the intended application and the completeness of the information in this data sheet with respect to such application; (c) ensuring the application meets applicable standards and any safety, security, regulatory or other requirements; (d) procuring and/or developing production firmware, if applicable; and (e) completing system qualification, compliance and safety testing, EMC testing, and any automotive, high-reliability or other system qualifications that apply.

NON-AUTHORIZED USES OF PRODUCTS. Except to the extent expressly provided in a writing signed by an authorized Navitas representative, Products are not designed, authorized or warranted for use in extreme or hazardous conditions; aircraft navigation, communication or control systems; aircraft power and propulsion systems; air traffic control systems; military, weapons, space-based or nuclear applications; life-support devices or systems, including but not limited to devices implanted into the human body and emergency medical equipment; or applications where product failure could lead to death, personal injury or severe property or environmental damage. The customer or other persons using Products in such applications without Navitas' agreement or acknowledgement, as set forth in a writing signed by an authorized Navitas representative, do so entirely at their own risk and agree to fully indemnify Navitas for any damages resulting from such improper use.

CHANGES TO, AND USE OF, THIS DATA SHEET. This data sheet and accompanying information and resources are subject to change without notice. Navitas grants you permission to use this data sheet and accompanying resources only for the development of an application that uses the Products described herein and subject to the notices and disclaimers above. Any other use, reproduction or display of this data sheet or accompanying resources and information is prohibited. No license is granted to any Navitas intellectual property right or to any third-party intellectual property right.

TERMS AND CONDITIONS. All purchases and sales of Products are subject to <u>Navitas' Standard Terms and Conditions of Sale</u>, including the limited warranty contained therein, unless other terms and conditions have been agreed in a writing signed by an authorized Navitas representative. This data sheet, and Navitas' provision of this data sheet or other information and resources, do not expand or otherwise alter those terms and conditions.

Navitas, GeneSiC, the Navitas and GeneSiC logos, GaNFast, GaNSafe and other Navitas marks used herein are trademarks or registered trademarks of Navitas Semiconductor Limited or its affiliates. Other trademarks used herein are the property of their respective owners.

Copyright © 2024 Navitas Semiconductor Limited and affiliates. All rights reserved.