

# SiWN917 Wi-Fi® and Bluetooth® LE Network Co-Processor Connectivity Module Datasheet


Silicon Labs SiWN917 Network Co-Processor Connectivity module is based on our SiWN917M, which is our lowest power Wi-Fi 6 silicon, ideal for ultra-low power IoT wireless devices using Wi-Fi®, Bluetooth, and IP networking for secure cloud connectivity. It has an integrated built-in wireless subsystem, advanced security, and integrated power-management. It has a multi-threaded Network Wireless Processor (NWP) running up to 160 MHz. All the networking and wireless stacks run on independent threads of the multi-threaded processor. SiWN917 includes an ultra-low power Wi-Fi 6 plus Bluetooth Low Energy (LE) 5.4 wireless CPU subsystem, baseband digital signal processing, analog front end, 2.4 GHz RF transceiver and integrated power amplifier, embedded SRAM, FLASH and power management subsystem all in a single 16 x 21.1 x 2.3 mm PCB module package thus providing a fully integrated solution that is ready for a wide range of embedded wireless IoT applications. The SiWN917 module is a complete solution offered with robust and fully-upgradeable software stacks, global regulatory certifications, advanced development and debugging tools, and documentation that simplifies and minimizes the development cycle of your end-product, helping to accelerate its time-to-market. The modules come with modular radio type approvals for various countries, including USA (FCC), Canada (IC/ISED) and Japan (MIC), and are in compliance with the relevant EN standards (including EN 300 328 v2.2.2) for the conformity with the directives and regulations in EU and UK.

SiWN917 applications include:

- Smart Home
- Security Cameras
- HVAC
- Smart Sensors
- Smart Appliances
- Health and Fitness
- Pet Tracker
- Smart Cities
- Smart Meters
- Industrial Wearable
- Smart Buildings
- Asset Tracking
- Smart hospitals

## KEY FEATURES

- Wi-Fi 6 Single Band 2.4 GHz 20MHz 1x1 stream IEEE 802.11 b/g/n/ax
- Bluetooth LE 5.4
- Wi-Fi 6 Benefits: TWT for improved efficiency and longer battery life, MU-MIMO/OFDMA for Higher Throughput, network capacity and low latency
- Best in Class Device and Wireless Security
- WLAN Tx power up to +17.5 dBm with integrated PA
- Bluetooth LE Tx power up to +17 dBm with integrated PA
- WLAN Rx sensitivity as low as -95 dBm
- Wi-Fi Standby Associated mode current: 78 µA @ 1-second beacon listen interval
- In-package Flash up to 4MB,
- Embedded Wi-Fi, Bluetooth LE and networking stacks supporting wireless coexistence
- Operating temperature: -40 °C to +85 °C
- Operating supply range: 3.0 V - 3.63 V
- Supply voltage for GPIOs: 1.71 V to 3.63 V



## 1. Feature List

- **Memory**
  - Embedded Static Random Access Memory (SRAM) up to 672 KB total for multi-threaded processor
  - Flash up to 4 MB (embedded)
- **Security**
  - Secure Boot
  - Secure firmware upgrade through boot-loader, Secure OTA.
  - Secure Key storage and HW device identity with PUF
  - Secure Zone
  - Secure XIP (Execution in place) from flash
  - Secure Attestation
  - Hardware Accelerators: Advanced Encryption Standard (AES) 128/256/192, Secure Hash Algorithm (SHA) 256/384/512, Hash Message Authentication Code (HMAC), Random Number Generator (RNG), Cyclic Redundancy Check (CRC), SHA3, AES-Galois Counter Mode (GCM)/ Cipher based Message Authentication Code (CMAC), ChaCha-poly, True Random Number Generator (TRNG)
  - Software Accelerators: RSA, ECC
  - Programmable Secure Hardware Write protect for Flash sectors
  - Anti Rollback
  - Debug Lock
- **Wi-Fi<sup>1</sup>**
  - Compliant to single-spatial stream IEEE 802.11 b/g/n/ax with single band (2.4 GHz) support
  - Support for 20 MHz channel bandwidth for 802.11n and 802.11ax
  - Operating Modes: Wi-Fi 4 STA, Wi-Fi 6 (802.11ax) STA, Wi-Fi 4 AP, Enterprise STA, Wi-Fi 6 STA + Wi-Fi 4 AP, Wi-Fi + BLE
  - Support for 802.11ax 20 MHz non-AP STA mandatory features (such as OFDMA, MU-MIMO) and optional features of individual Target wake-up time (iTWT), Broadcast TWT (bTWT)<sup>3</sup>, Intra PPDU power save<sup>3</sup>, SU extended range (ER), DCM (Dual Carrier Modulation), DL MU-MIMO, DL/UL OFDMA, MBSSID, BFRP, Spatial Re-use, BSS Coloring, and NDP feedback upto 4 antennas
  - Transmit power up to +17.5 dBm with integrated PA
  - Receive sensitivity as low as -95 dBm
  - Data Rates: 802.11b: 1, 2, 5.5, 11; 802.11g: 6, 9, 12, 18, 24, 36, 48, 54Mbps; 802.11n: MCS0 to MCS7; 802.11ax: MCS0 to MCS7
  - Operating Frequency Range [MHz]: 2412-2462 (North America, default), 2412-2472 (Europe, and other countries where applicable), 2412-2484 (Japan)
  - PTA Coexistence with Zigbee/Thread/Bluetooth
- **Intelligent Power Management**
  - Power optimizations leveraging multiple power domains and partitioned sub systems
  - Many system-, component-, and circuit-level innovations and optimizations
  - Different Power Modes
  - Deep sleep mode with only timer active – with and without RAM retention
- **Bluetooth**
  - Transmit power up to +17 dBm with integrated PA
  - Receive sensitivity — LE: -93 dBm, LR 125 Kbps: -104.5 dBm
  - Operating Frequency Range — 2.402 GHz - 2.480 GHz
  - Supports Bluetooth® Low Energy (LE): High Speed (1 Mbps and 2 Mbps) and Long Range (LE Coded PHYs, 125 Kbps and 500 Kbps; these are referred to as "LR" throughout this data sheet)
  - Advertising extensions
  - Data length extensions
  - LL privacy
  - LE dual role
  - BLE acceptlist
  - 2 Simultaneous BLE Connections (2 Peripheral, 2 Central, or 1 Central & 1 Peripheral)<sup>3</sup>
- **RF Features**
  - Integrated baseband processor with calibration memory
  - Integrated RF transceiver, high-power amplifier, balun and T/R switch
- **Embedded Wi-Fi Stack<sup>1</sup>**
  - Support for Embedded Wi-Fi STA mode, Wi-Fi Access point mode and Concurrent (AP+STA) mode
  - Supports advanced Wi-Fi Security features: WPA Personal, WPA2 Personal, WPA3 Personal, WPA/WPA2/WPA3 Enterprise in STA mode
  - Networking: Integrated IPv4/IPv6 stack, TCP, UDP, ICMP, ICMPv6, ARP, DHCP Client/Server, DHCPv6 Client, DNS Client, SSL3.0/TLS1.3 Client, SMTP, SNI
  - Applications: HTTP/s Client, HTTP/s Server<sup>3</sup>, MQTT/s Client, AWS Client, Azure Client<sup>3</sup>
  - Sockets: BSD Sockets, IoT Sockets
  - Over-the-Air (OTA) Wireless firmware update
  - Provisioning using Wi-Fi AP<sup>3</sup> or BLE
- **Embedded Bluetooth Stack**
  - Support GAP profile
  - Support GATT profile
  - Support SMP
  - Support LE L2CAP
- **Wireless Sub-System Power Consumption**
  - Wi-Fi 4 Standby Associated mode current: 78 µA @ 1-second beacon listen interval
  - Wi-Fi 1 Mbps Listen current: 14 mA
  - Wi-Fi LP mode Rx current: 21 mA
  - Deep sleep current 5 µA, Standby current (352K RAM retention) 12.5 µA
- **Operating Conditions**
  - Operating supply range : 3.0 V to 3.63 V
  - Supply voltage for GPIOs: 1.71 V to 3.63 V
  - Operating temperature: -40 °C to +85 °C


**• Software and Regulatory Certifications**

- Wi-Fi Alliance: Wi-Fi 4<sup>3</sup>, Wi-Fi 6<sup>3</sup>
- Bluetooth SIG Qualification<sup>3</sup>
- Regulatory certifications: [FCC (USA), IC/ISED (Canada), CE (EU), UKCA (UK), MIC (Japan), KC (South Korea), NCC (Taiwan), SRRC (China), ACMA (Australia), RSM (New Zealand)]<sup>3</sup>

**Note:**

1. For a detailed list of software features and available profiles, refer to the Software Reference Manuals or contact Silicon Labs for availability.
2. All power and performance numbers are under ideal conditions.
3. For information about Software roadmap features and additional certification information, contact Silicon Labs for availability and timeline. Currently, we have certifications for FCC (USA), IC/ISED (Canada), CE (EU), UKCA (UK), MIC (Japan), ACMA (Australia), RSM (New Zealand), but not yet for KC (South Korea), NCC (Taiwan), SRRC (China). These last three are pending.

## 2. Ordering Information



**Figure 2.1. Ordering Guide**

**Table 2.1. OPN Decoder**

Field	Options
Device Type	<b>T</b> : RCP ( Transceiver) <b>N</b> : NCP <b>G</b> : SoC
Product Family	<b>7</b> : Ultra-low power
Package Type	<b>Y</b> : PCB Modules
Ultra Low Power	<b>1</b> : ULP Features enabled
PSRAM	<b>0</b> : No PSRAM Support <b>1</b> : External PSRAM <b>2</b> : 2 MB Internal PSRAM <b>4</b> : 8 MB Internal PSRAM
MWP	<b>0</b> : MVP features disabled <b>1</b> : MVP Features enabled

Field	Options
Flash Size	<b>X</b> : No In-package Flash <b>L</b> : 4 MB In-package Flash <b>M</b> : 8 MB In-package Flash
Temperature	<b>G</b> : -40°C to 85°C
Antenna Type	<b>N</b> : No antenna <b>A</b> : Built-in antenna
HW Revision	<b>B</b> : Revision B
Reserved	<b>A</b> : Reserved

Table 2.2. Part Ordering Options

Ordering Code	Protocol Stack	Freq Band	Antenna	MWP	Flash/ RAM (kB)	GPIO	Temp Range	Pack-aging
SiWN917Y100LGNBA	BLE 5.4	2.4GHz	No Antenna	No	4096kB/No PSRAM	43	-40 to 85 °C	Tape and Reel
	Wi-Fi 6							
SiWN917Y100LGABA	BLE 5.4	2.4GHz	Built-in Antenna	No	4096kB/No PSRAM	43	-40 to 85 °C	Tape and Reel
	Wi-Fi 6							

**Note:**

1. Devices are shipped without firmware loaded. For custom parts with pre-loaded firmware, please contact Silicon Labs.
2. Throughout this document, the modules are referred to by their ordering codes above, or by their model names of SiW917Y1GN and SiW917Y1GA, respectively for the hardware variants with no antenna and with integral antenna, or by their marketing/friendly name of SiWN917.

# Table of Contents

<b>1. Feature List</b>	<b>2</b>
<b>2. Ordering Information</b>	<b>4</b>
<b>3. Applications</b>	<b>9</b>
<b>4. Block Diagrams</b>	<b>10</b>
<b>5. System Overview</b>	<b>12</b>
5.1 Introduction	12
5.2 WLAN	12
5.2.1 MAC	12
5.2.2 Baseband Processing	12
5.3 Bluetooth	12
5.3.1 MAC	13
5.3.2 Baseband Processing	13
5.4 RF Transceiver	13
5.4.1 Receiver and Transmitter Operating Modes	13
5.5 Security Features	14
5.6 Embedded Wi-Fi Software	14
5.6.1 Security	14
5.7 Power Architecture	14
5.7.1 Highlights	14
5.7.2 Power Management	14
5.8 Memory Architecture	15
5.9 Low Power Modes	15
5.9.1 ULP Mode	15
<b>6. Pinout and Pin Description</b>	<b>16</b>
6.1 Pin Diagram	16
6.2 Pin Description	17
6.2.1 RF and Control Interfaces	17
6.2.2 Power and Ground Pins	18
6.2.3 Peripheral Interfaces	19
<b>7. Electrical Specifications</b>	<b>25</b>
7.1 Absolute Maximum Ratings	25
7.2 Recommended Operating Conditions	26
7.3 DC Characteristics	26
7.3.1 RESET_N Pin	26
7.3.2 Power On Control (POC) and Reset	27
7.3.3 Digital I/O Signals	28
7.3.4 Flash LDO Electrical Specifications - Regulation Mode	28
7.4 AC Characteristics	29

7.4.1	Clock Specifications . . . . .	.29
7.4.2	SDIO 2.0 Secondary . . . . .	.31
7.4.3	HSPI Secondary . . . . .	.32
7.4.4	GPIO Pins . . . . .	.34
7.4.5	In-Package Flash Memory . . . . .	.35
7.5	RF Characteristics . . . . .	.35
7.5.1	WLAN 2.4 GHz Transmitter Characteristics . . . . .	.36
7.5.2	WLAN 2.4 GHz Receiver Characteristics on High-Performance (HP) Mode . . . . .	.37
7.5.3	WLAN 2.4 GHz Receiver Characteristics on Low-Power (LP) Mode . . . . .	.39
7.5.4	Bluetooth Transmitter Characteristics on High-Performance (HP) Mode . . . . .	.40
7.5.5	Bluetooth Transmitter Characteristics on Low-Power (LP) 0 dBm RF Mode . . . . .	.41
7.5.6	Bluetooth Receiver Characteristics for 1 Mbps Data Rate . . . . .	.42
7.5.7	Bluetooth Receiver Characteristics for 2 Mbps Data Rate . . . . .	.43
7.5.8	Bluetooth Receiver Characteristics for 125 kbps Data Rate . . . . .	.44
7.5.9	Bluetooth Receiver Characteristics for 500 kbps Data Rate . . . . .	.44
7.6	Typical Current Consumption . . . . .	.45
7.6.1	WLAN 2.4 GHz . . . . .	.46
7.6.2	Bluetooth LE . . . . .	.47
<b>8.</b>	<b>Reference Schematics, BOM and Layout Guidelines . . . . .</b>	<b>.48</b>
8.1	SiW917Y1GN Schematics for Parts with RF Pin . . . . .	.48
8.1.1	System Supplies . . . . .	.48
8.1.2	RF, Debug, and Reset Connection . . . . .	.49
8.1.3	GPIO Connection . . . . .	.49
8.1.4	Reset. . . . .	.50
8.1.5	LF Clock Option . . . . .	.50
8.1.6	Flash Memory Configurations . . . . .	.51
8.1.7	Host Interface . . . . .	.51
8.1.8	Bill of Materials . . . . .	.52
8.2	SiW917Y1GA Schematics for parts with Integral Antenna . . . . .	.53
8.2.1	System Supplies . . . . .	.53
8.2.2	RF, Debug, and Reset Connection . . . . .	.53
8.2.3	GPIO Connection . . . . .	.54
8.2.4	Reset. . . . .	.54
8.2.5	LF Clock Option . . . . .	.55
8.2.6	Flash Memory Configurations . . . . .	.55
8.2.7	Host Interface . . . . .	.56
8.2.8	Bill of Materials . . . . .	.57
8.3	Layout Guidelines . . . . .	.57
8.3.1	Installation Guide for SiW917Y1GN Module . . . . .	.58
8.3.2	Installation Guide for SiW917Y1GA Module . . . . .	.60
8.4	SiW917Y1GA Antenna Radiation and Efficiency. . . . .	.62
8.4.1	Proximity to Other Materials . . . . .	.65
8.4.2	Proximity to Human Body . . . . .	.65
<b>9.</b>	<b>Package Specifications . . . . .</b>	<b>.66</b>
9.1	Dimensions . . . . .	.66

9.2 Package Outline . . . . .	.66
9.2.1 Pin Locations . . . . .	.67
9.3 PCB Landing Pattern . . . . .	.69
9.4 Module Marking Information . . . . .	.71
9.5 Moisture Sensitivity Level . . . . .	.71
<b>10. Soldering Recommendations . . . . .</b>	<b>72</b>
<b>11. Tape and Reel . . . . .</b>	<b>73</b>
<b>12. Certifications . . . . .</b>	<b>74</b>
12.1 Qualified Antennas . . . . .	.74
12.2 CE and UKCA - EU and UK . . . . .	.75
12.3 FCC - USA . . . . .	.75
12.4 ISED - Canada . . . . .	.78
12.5 MIC - Japan . . . . .	.80
12.6 KC - South Korea . . . . .	.81
12.7 NCC - Taiwan . . . . .	.82
12.8 SRRC - China . . . . .	.83
12.9 Australia (ACMA). . . . .	.83
12.10 RF Exposure and Proximity to Human Body . . . . .	.84
12.11 Bluetooth Qualification . . . . .	.85
<b>13. Documentation and Support . . . . .</b>	<b>86</b>
<b>14. Revision History. . . . .</b>	<b>87</b>



### 3. Applications

#### Smart Home

Smart Locks, Motion/Entrance Sensors, Water Leak sensors, Smart plugs/switches, Light Emitting Diode (LED) lights, Door-bell cameras, Washers/Dryers, Refrigerators, Thermostats, Consumer Security cameras, Voice Assistants, etc.

#### Other Consumer Applications

Toys, Anti-theft tags, Smart dispensers, Weighing scales, Fitness Monitors, Smart Glasses, Blood pressure monitors, Blood sugar monitors, Portable cameras, etc.

#### Other Applications (Medical, Industrial, Retail, Agricultural, Smart City, etc.)

Healthcare Tags, Industrial Wearables, Infusion pumps, Sensors/actuators in Manufacturing, Electronic Shelf labels, Agricultural sensors, Product tracking tags, Smart Meters, Parking sensors, Street LED lighting, Automotive After-market, Security Cameras, Gateways, etc.

## 4. Block Diagrams




Figure 4.1. SiW917Y1GN (Without Antenna) Module Block Diagram




Figure 4.2. SiW917Y1GA (With Antenna) Module Block Diagram




Figure 4.3. SiWN917 NCP Software Architecture

**Note:** Customer can connect multiple hosts, but only one host interface can be active after power-on.

## 5. System Overview

### 5.1 Introduction

SiWN917 module running the NCP mode of operation includes a Network Wireless Processor (NWP) 4-Threaded processor running up to 160 MHz. All the networking and wireless stacks run on independent threads of the NWP. In addition, the NWP subsystem also acts as the secure processing domain and takes care of secure boot, secure firmware update and provides access to security accelerators and secure peripherals through pre-defined APIs. The NWP based "Networking, Security and Wireless subsystem" have power, clocks/ PLLs, bus-matrices, and memory.

### 5.2 WLAN

- Compliant to single-spatial stream IEEE 802.11 b/g/n/ax with single band (2.4 GHz) support
- Support for 20 MHz channel bandwidth for 802.11n and 802.11ax.
- Operating Modes: Wi-Fi 4 STA, Wi-Fi 6 (802.11ax) STA, Wi-Fi 4 AP, Enterprise STA, Wi-Fi 6 STA + Wi-Fi 4 AP, Wi-Fi + BLE
- Wi-Fi 6 Features: Individual Target wake-up time (iTWT), Broadcast TWT (bTWT), SU extended range (ER), DCM (Dual Carrier Modulation), DL MU-MIMO, DL/UL OFDMA, MBSSID, BFRP, Spatial Re-use, BSS Coloring, and NDP feedback up to 4 antennas
- Integrated PA
- Data Rates—802.11b: up to 11 Mbps; 802.11g: up to 54 Mbps; 802.11n: MCS0 to MCS7; 802.11ax: MCS0 to MCS7
- Operating Frequency Range [MHz]: 2412-2462 (North America, default), 2412-2472 (Europe, and other countries where applicable), 2412-2484 (Japan)

#### 5.2.1 MAC

- Conforms to IEEE 802.11b/g/n/ax standards for MAC
- Hardware accelerators for AES
- WPA, WPA2, WPA3 and WMM support
- AMPDU aggregation for high performance
- Firmware downloaded from host based on application
- Hardware accelerators for DH (for WPS) and ECDH

#### 5.2.2 Baseband Processing

- Supports 11b: DSSS for 1, 2 Mbps and CCK for 5.5, 11 Mbps
- Supports all OFDM data rates:
  - 802.11g: 6, 9, 12, 18, 24, 36, 48, 54 Mbps
  - 802.11ax, 802.11n: MCS 0 to MCS 7
- High-performance multipath handling in OFDM, DSSS, and CCK modes

### 5.3 Bluetooth

#### Key Features

- Transmit power up to +17 dBm with integrated PA
- Receive sensitivity — LE: -93 dBm, LR 125 Kbps: -104.5 dBm
- Operating Frequency Range — 2.402 GHz - 2.480 GHz
- Supports Bluetooth® Low Energy (LE): High Speed (1 Mbps and 2 Mbps) and Long Range (LE Coded PHYs, 125 Kbps and 500 Kbps)
- Advertising extensions
- Data length extensions
- LL privacy
- LE dual role
- BLE acceptlist
- Two simultaneous BLE connections (2 peripheral or 2 central, or 1 central and 1 peripheral)

### 5.3.1 MAC

#### Link Manager

- Creation, modification & release of physical links
- Connection establishment between Link managers of two Bluetooth devices
- Link supervision is implemented in Link Manager
- Link power control is done depending on the inputs from Link Controller
- Enabling & disabling of encryption & decryption on logical links
- AES hardware acceleration

#### Link Controller

- Encodes and decodes header of BLE packets
- Manages flow control, acknowledgment, re-transmission requests, etc.
- Stores the last packet status for all physical transports
- Indicates the success status of packet transmission to upper layers
- Indicates the link quality to the LMP layer

#### Device Manager

- Executes HCI Commands
- Controls Scan & Connection processes
- Controls all BLE Device operations except data transport operations
- BLE Controller state transition management
- Anchor point synchronization & management
- Scheduler

### 5.3.2 Baseband Processing

- Supports BLE 1Mbps, 2Mbps and long range 125kbps, 500kbps

### 5.4 RF Transceiver

- The SiWN917 features two highly configurable RF transceivers supporting WLAN 11b/g/n/ax and Bluetooth LE wireless protocols. Both RF transceivers together operating in multiple modes covering High Performance (HP) and Low Power (LP) operations. List of operating modes are given in next section.
- It contains two fully integrated fractional-N frequency synthesizers having reference from internal oscillator with 40 MHz crystal. One of the synthesizer is a low power architecture which also caters single-bit data modulation feature for Bluetooth LE protocols.

#### 5.4.1 Receiver and Transmitter Operating Modes

The available radio operating modes are as follows:

- WLAN HP TX - WLAN High-Performance Transmitter
- WLAN HP RX - WLAN High-Performance Receiver
- WLAN LP RX - WLAN Low-Power Receiver
- BLE HP TX - Bluetooth LE High-Performance Transmitter
- BLE HP RX - Bluetooth LE High-Performance Receiver
- BLE LP TX - Bluetooth LE Low-Power Transmitter
- BLE LP RX - Bluetooth LE Low-Power Receiver

**Note:** All the TX / RX modes are automatically controlled by radio firmware and not individually selectable.

## 5.5 Security Features

- Secure Boot
- Secure OTA Firmware update
- TRNG : Generates high-entropy random numbers based on RF noise, increasing the effort/time needed to expose secret keys
- Secure Zone
- Secure Key storage : HW device identity and key storage with PUF
- Debug Lock
- Anti Rollback : Firmware downgrade to a lower version is prohibited through OTP to prevent the use of older, potentially vulnerable FW version
- Encrypted XIP from flash with XTS/CTR mode
- Secure Attestation : Allows a device to authenticate its identity using a cryptographically signed token and exchange of secret keys
- Hardware Accelerators: AES128/256/192, SHA256/384/512, HMAC, RNG, CRC, SHA3, AES-GCM/ CMAC, ChaCha-poly
- Software Implementation: RSA and ECC

## 5.6 Embedded Wi-Fi Software

- The wireless software package supports Embedded Wi-Fi (802.11 b/g/n/ax) Client mode, Wi-Fi Access point mode (up to 4 clients), and Enterprise Security in client mode.
- The software package includes complete firmware and application profiles.
- It has a wireless coexistence manager to arbitrate between protocols.

### 5.6.1 Security

Wireless software supports multiple levels of security capabilities available for the development of IoT devices.

- Accelerators: AES128/256
- WPA/WPA2/WPA3-Personal, WPA/WPA2/WPA3 Enterprise for Client

## 5.7 Power Architecture

The Power Control Hardware implements the control sequences for transitioning between different power states (Active/Standby/Sleep/Shutdown).

### 5.7.1 Highlights

- Two integrated buck switching regulators (High performance and ULP) to enable efficient Voltage Scaling across wide operating mode currents ranging from <1  $\mu$ A to 250 mA
- Multiple voltage domains with Independent voltage scaling of each domain.
- Fine grained power-gating including peripherals, buses and pads, thereby reducing power consumption when the peripheral/buses/pads are inactive.
- Flexible switching between different Active states with controls from Software.
- Hardware based wakeup from Standby/Sleep/Shutdown states.
- All the peripherals are clock gated by default thereby reducing the power consumption in inactive state.
- Low wakeup times as configurable by Software.

### 5.7.2 Power Management

The SiWN917 module have an internal power management subsystem, including DC-DC converters and linear regulators. This subsystem generates all the voltages required by the module to operate from a wide variety of input sources.

- Input voltage (3.3 V) on pin VBATT
- Input voltage (1.8 V or 3.3 V) on pin IO\_VDD, SDIO\_IO\_VDD and ULP\_IO\_VDD
- Input voltage (1.8 V) on pin FLASH\_IO\_VDD
- Nominal Output - 1.8 V and 48 mA maximum load on pin 1V8\_LDO

## 5.8 Memory Architecture

There are on chip Read Only Memory(ROM), Random Access Memory(RAM) and in-package flash connectivity. Sizes of ROM/RAM/flash will vary depending on the chip configuration.

The NWP processor has the following memory:

- Embedded SRAM up to 672 KB total
- 448 KB of ROM which holds the Secure primary bootloader, Network Stack, Wireless stacks and security functions
- 16 KB of Instruction cache (I cache)
- Flash up to 4 MB (in-package)
- eFuse of 1024 bytes (used to store primary boot configuration, security and calibration parameters)

## 5.9 Low Power Modes

It supports Ultra-low power consumption with multiple power modes to reduce system energy consumption.

- Voltage and Frequency Scaling
- Deep sleep (ULP) mode with only the sleep timer active – with and without RAM retention
- Wi-Fi standby associated mode with automatic periodic wake-up
- Automatic clock gating of the unused blocks or transit the system from Normal to ULP mode.

### 5.9.1 ULP Mode

In Ultra Low Power mode, the deep sleep manager has control over the processors and subsystems and controls their active and sleep states. During deep sleep, the always-on logic domain operates on a lowered supply and a 32 kHz low-frequency clock to reduce power consumption. The ULP mode supports the following wake-up options:

- Timeout wakeup - Exit sleep state after programmed timeout value.
- GPIO Based Wakeup: Exit sleep state when GPIO goes High/Low based on programmed polarity.

## 6. Pinout and Pin Description

### 6.1 Pin Diagram




Figure 6.1. SiWN917 Pin Diagram



## 6.2 Pin Description

Table 6.1. List of Pins in IC (SiWN917M), Not Available in the Modules

Pin Name	QFN I/O Supply Domain	Direction	Initial State (Power up, Active Reset)	Description
RF_BLETX	RF_AVDD	Output	NA	BLE 8 dBm RF Output
ULP_GPIO_10	ULP_IO_VDD	Inout	HighZ	Default: HighZ Sleep: HighZ
XTAL_32KHZ_P	NA	Inout	NA	Analog Pin. 32KHZ XTAL Connection
XTAL_32KHZ_N	NA	Inout	NA	Analog Pin. 32KHZ XTAL Connection
UULP_VBAT_GPIO_1	VBATT	Inout	HighZ	Default: High Sleep: High

## 6.2.1 RF and Control Interfaces

Table 6.2. Chip Packages - RF and Control Interfaces

Pin Name	Pin No.	I/O Supply Domain	Direction	Initial State (Power up Active Reset)	Description
ANT_TUNE_1	1	N/A	Input	N/A	<b>SiW917Y1GA:</b> External fine-tuning option for the integral antenna; connect same tuning circuit on both ANT_TUNE1 and ANT_TUNE2 pins; leave floating if no fine-tuning is desired on the integral antenna; <b>SiW917Y1GN:</b> leave this pin floating
RF	10	VBATT	Inout	N/A	Connect to antenna with a 50-Ω impedance as per the reference schematics
POC_IN	31	VBATT	Input	NA	This is an input to the chip which resets all analog and digital blocks in the device. It should be made high only after supplies are valid.
POC_OUT	32	VBATT	Output	NA	This is internally generated. Initially, it is low. But it becomes high when the supply (VBATT) is valid.
RESET_N	33	VBATT	Inout	NA	Active-low reset asynchronous reset signal, which resets only digital blocks. RESET_N will be pulled low if POC_IN is low.
ANT_TUNE_2	61	N/A	Input	N/A	<b>SiW917Y1GA:</b> External fine-tuning option for the integral antenna; connect same tuning circuit on both ANT_TUNE1 and ANT_TUNE2 pins; leave floating if no fine-tuning is desired on the integral antenna; <b>SiW917Y1GN:</b> leave this pin floating

## 6.2.2 Power and Ground Pins

**Table 6.3. Chip Packages - Power and Ground Pins**

Pin Name	Pin No.	Type	Direction	Description
ULP_IO_VDD	26	Power	Input	I/O supply for ULP I/Os.
VBATT	34	Power	Input	Power supply for the module.
1V8_LDO	36	Power	Output	Output of 1.8V LDO which is used for Flash supply.
IO_VDD	50	Power	Input	I/O Supply for GPIOs. Refer to GPIOs section for details on which GPIOs have this as the I/O supply.
SDIO_IO_VDD	52	Power	Input	I/O Supply for SDIO I/Os. Refer to GPIOs section for details on which GPIOs have this as the I/O supply.
FLASH_IO_VDD	54	Power	Input	I/O Supply for module embedded flash. Connect to 1V8_LDO as per Reference Schematics.
GND	2, 3, 9, 11, 57, 60, 62-71	Ground		Common ground pins.

## 6.2.3 Peripheral Interfaces

Table 6.4. Chip Packages - Peripheral Interfaces

Pin Name	Pin No.	I/O Supply Domain	Direction	Initial State (Power up Active Reset)	Description
UULP_VBAT_GPIO_0	4	VBATT	Output	High	<b>Default:</b> High <b>Sleep:</b> High This pin can be configured by software to be any of the following. <ul style="list-style-type: none"> <li>• SLEEP_IND_FROM_DEV: This signal is used to send an indication to the Host processor. An indication is sent when the chip enters (logic low) and exits (logic high) the ULP Sleep mode.</li> </ul>
ULP_GPIO_11	5	ULP_IO_VDD	Inout	HighZ	<b>Default:</b> HighZ <b>Sleep:</b> HighZ
ULP_GPIO_5	6	ULP_IO_VDD	Inout	HighZ	<b>Default:</b> HighZ <b>Sleep:</b> HighZ
ULP_GPIO_7	7	ULP_IO_VDD	Inout	HighZ	<b>Default:</b> HighZ <b>Sleep:</b> HighZ
ULP_GPIO_4	8	ULP_IO_VDD	Inout	HighZ	<b>Default:</b> HighZ <b>Sleep:</b> HighZ
GPIO_55	12	IO_VDD	Inout	HighZ	<b>Default:</b> HighZ <b>Sleep:</b> HighZ
JP2	13	IO_VDD	Input	Pullup	<b>Default:</b> JP2 <b>Sleep:</b> HighZ JP2 - Reserved. Connect to a test point for debugging purposes
JNC	14	IO_VDD	Output	Pullup	<b>Default:</b> JNC <b>Sleep:</b> HighZ JNC - Reserved. Connect to a test point for debugging purposes
JP0	15	IO_VDD	Input	Pullup	<b>Default:</b> JP0 <b>Sleep:</b> HighZ JP0 - Reserved. Connect to a test point for debugging purposes
JP1	16	IO_VDD	Input	Pullup	<b>Default:</b> JP1 <b>Sleep:</b> HighZ JP1 - Reserved. Connect to a test point for debugging purposes

Pin Name	Pin No.	I/O Supply Domain	Direction	Initial State (Power up Active Reset)	Description									
GPIO_56	17	IO_VDD	Inout	HighZ	<b>Default:</b> HighZ <b>Sleep:</b> HighZ									
GPIO_53	18	IO_VDD	Inout	HighZ	<b>Default:</b> HighZ <b>Sleep:</b> HighZ									
GPIO_54	19	IO_VDD	Inout	HighZ	<b>Default:</b> HighZ <b>Sleep:</b> HighZ									
GPIO_8/UART1_RX	20	IO_VDD	Inout	HighZ	<table border="1"> <thead> <tr> <th>Host</th> <th>Default</th> <th>Sleep</th> </tr> </thead> <tbody> <tr> <td>UART</td> <td>UART1_RX - UART Host interface serial input.</td> <td>HighZ</td> </tr> <tr> <td>Non UART</td> <td>HighZ</td> <td>HighZ</td> </tr> </tbody> </table>	Host	Default	Sleep	UART	UART1_RX - UART Host interface serial input.	HighZ	Non UART	HighZ	HighZ
					Host	Default	Sleep							
					UART	UART1_RX - UART Host interface serial input.	HighZ							
Non UART	HighZ	HighZ												
GPIO_57	21	IO_VDD	Inout	HighZ	<b>Default:</b> HighZ <b>Sleep:</b> HighZ									
GPIO_9/UART1_TX	22	IO_VDD	Inout	HighZ	<table border="1"> <thead> <tr> <th>Host</th> <th>Default</th> <th>Sleep</th> </tr> </thead> <tbody> <tr> <td>UART</td> <td>UART1_TX - UART Host interface serial output.</td> <td>HighZ</td> </tr> <tr> <td>Non UART</td> <td>HighZ</td> <td>HighZ</td> </tr> </tbody> </table>	Host	Default	Sleep	UART	UART1_TX - UART Host interface serial output.	HighZ	Non UART	HighZ	HighZ
					Host	Default	Sleep							
					UART	UART1_TX - UART Host interface serial output.	HighZ							
Non UART	HighZ	HighZ												
ULP_GPIO_6	23	ULP_IO_VDD	Inout	HighZ	<b>Default:</b> HighZ <b>Sleep:</b> HighZ  This pin can be configured by software to be any of the following. <ul style="list-style-type: none"> <li>PTA_PPIO: "PTA Priority" input signal is part of 3-wire coexistence (Packet Traffic Arbitration) interface.</li> </ul>									
GPIO_6	24	IO_VDD	Inout	HighZ	<b>Default:</b> HighZ <b>Sleep:</b> HighZ									
GPIO_52	25	IO_VDD	Inout	HighZ	<b>Default:</b> HighZ <b>Sleep:</b> HighZ									
ULP_GPIO_9/ UART2_TX	27	ULP_IO_VDD	Inout	HighZ	<b>Default:</b> UART2_TX- Debug UART Interface serial output <b>Sleep:</b> HighZ									

Pin Name	Pin No.	I/O Supply Domain	Direction	Initial State (Power up Active Reset)	Description
ULP_GPIO_1	28	ULP_IO_VDD	Inout	HighZ	<p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> HighZ</p> <p>This pin can be configured by software to be any of the following</p> <ul style="list-style-type: none"> <li>PTA_REQ: "PTA Request" input signal is part of 3-wire coexistence (Packet Traffic Arbitration) interface.</li> </ul>
UULP_VBAT_GPIO_3	29	VBATT	Inout	HighZ	<p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> EXT_32KHZ_IN</p> <p>This pin can be configured by software to be any of the following.</p> <ul style="list-style-type: none"> <li>EXT_32KHZ_IN: This pin can be used to feed external clock from a host processor or from external crystal oscillator.</li> </ul>
UULP_VBAT_GPIO_2	30	VBATT	Inout	HighZ	<p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> ULP_WAKEUP</p> <p>This pin can be configured by software to be any of the following.</p> <ul style="list-style-type: none"> <li>HOST_BYP_ULP_WAKEUP: This signal has two functionalities – one during the bootloading process and one after the bootloading. During bootloading, this signal is an active-high input to indicate that the bootloader should bypass any inputs from the Host processor and continue to load the default firmware from Flash. After bootloading, this signal is an active-high input to indicate that the module should wakeup from its Ultra Low Power (ULP) sleep mode.</li> </ul>
ULP_GPIO_0	35	ULP_IO_VDD	Inout	HighZ	<p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> HighZ</p>
ULP_GPIO_8	37	ULP_IO_VDD	Inout	HighZ	<p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> HighZ</p>
GPIO_7	38	IO_VDD	Inout	HighZ	<p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> HighZ</p> <p>This pin can be configured by software to be any of the following.</p> <p>PTA_GRANT: "PTA Grant" output signal is part of 3-wire coexistence (Packet Traffic Arbitration) interface.</p>
GPIO_48	39	IO_VDD	Inout	HighZ	<p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> HighZ</p>
GPIO_47	40	IO_VDD	Inout	HighZ	<p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> HighZ</p>

Pin Name	Pin No.	I/O Supply Do-main	Direction	Initial State (Power up Active Reset)	Description												
GPIO_49	41	IO_VDD	Inout	HighZ	<b>Default:</b> HighZ <b>Sleep:</b> HighZ												
GPIO_50	42	IO_VDD	Inout	HighZ	<b>Default:</b> HighZ <b>Sleep:</b> HighZ												
GPIO_51	43	IO_VDD	Inout	HighZ	<b>Default:</b> HighZ <b>Sleep:</b> HighZ												
GPIO_46	44	IO_VDD	Inout	HighZ	<b>Default:</b> HighZ <b>Sleep:</b> HighZ												
GPIO_30/SDIO_D3	45	SDIO_IO_VDD	Inout	Pullup	<table border="1"> <thead> <tr> <th>Host</th> <th>Default</th> <th>Sleep</th> </tr> </thead> <tbody> <tr> <td>SDIO</td> <td>SDIO_D3 - SDIO interface Data3 signal</td> <td>HighZ</td> </tr> <tr> <td>Non SDIO,SPI</td> <td>HighZ</td> <td>HighZ</td> </tr> </tbody> </table>	Host	Default	Sleep	SDIO	SDIO_D3 - SDIO interface Data3 signal	HighZ	Non SDIO,SPI	HighZ	HighZ			
					Host	Default	Sleep										
					SDIO	SDIO_D3 - SDIO interface Data3 signal	HighZ										
Non SDIO,SPI	HighZ	HighZ															
<table border="1"> <thead> <tr> <th>Host</th> <th>Default</th> <th>Sleep</th> </tr> </thead> <tbody> <tr> <td>SDIO</td> <td>SDIO_D0 - SDIO interface Data0 signal</td> <td>HighZ</td> </tr> <tr> <td>SPI</td> <td>HSPI_MOSI - SPI Slave interface Master-Out-Slave-In signal</td> <td>HighZ</td> </tr> <tr> <td>Non SDIO,SPI</td> <td>HighZ</td> <td>HighZ</td> </tr> </tbody> </table>	Host	Default	Sleep	SDIO	SDIO_D0 - SDIO interface Data0 signal	HighZ	SPI	HSPI_MOSI - SPI Slave interface Master-Out-Slave-In signal	HighZ	Non SDIO,SPI	HighZ	HighZ					
Host	Default	Sleep															
SDIO	SDIO_D0 - SDIO interface Data0 signal	HighZ															
SPI	HSPI_MOSI - SPI Slave interface Master-Out-Slave-In signal	HighZ															
Non SDIO,SPI	HighZ	HighZ															
<table border="1"> <thead> <tr> <th>Host</th> <th>Default</th> <th>Sleep</th> </tr> </thead> <tbody> <tr> <td>SDIO</td> <td>SDIO_D2 - SDIO interface Data2 signal</td> <td>HighZ</td> </tr> <tr> <td>SPI</td> <td>HSPI_INTR - SPI Slave interface Interrupt Signal to the Host</td> <td>HighZ</td> </tr> <tr> <td>Non SDIO,SPI</td> <td>HighZ</td> <td>HighZ</td> </tr> </tbody> </table>	Host	Default	Sleep	SDIO	SDIO_D2 - SDIO interface Data2 signal	HighZ	SPI	HSPI_INTR - SPI Slave interface Interrupt Signal to the Host	HighZ	Non SDIO,SPI	HighZ	HighZ					
Host	Default	Sleep															
SDIO	SDIO_D2 - SDIO interface Data2 signal	HighZ															
SPI	HSPI_INTR - SPI Slave interface Interrupt Signal to the Host	HighZ															
Non SDIO,SPI	HighZ	HighZ															
GPIO_27/SDIO_D0/ HSPI_MOSI	46	SDIO_IO_VDD	Inout	HighZ	<table border="1"> <thead> <tr> <th>Host</th> <th>Default</th> <th>Sleep</th> </tr> </thead> <tbody> <tr> <td>SDIO</td> <td>SDIO_D0 - SDIO interface Data0 signal</td> <td>HighZ</td> </tr> <tr> <td>SPI</td> <td>HSPI_MOSI - SPI Slave interface Master-Out-Slave-In signal</td> <td>HighZ</td> </tr> <tr> <td>Non SDIO,SPI</td> <td>HighZ</td> <td>HighZ</td> </tr> </tbody> </table>	Host	Default	Sleep	SDIO	SDIO_D0 - SDIO interface Data0 signal	HighZ	SPI	HSPI_MOSI - SPI Slave interface Master-Out-Slave-In signal	HighZ	Non SDIO,SPI	HighZ	HighZ
Host	Default	Sleep															
SDIO	SDIO_D0 - SDIO interface Data0 signal	HighZ															
SPI	HSPI_MOSI - SPI Slave interface Master-Out-Slave-In signal	HighZ															
Non SDIO,SPI	HighZ	HighZ															
GPIO_29/SDIO_D2/ HSPI_INTR	47	SDIO_IO_VDD	Inout	HighZ	<table border="1"> <thead> <tr> <th>Host</th> <th>Default</th> <th>Sleep</th> </tr> </thead> <tbody> <tr> <td>SDIO</td> <td>SDIO_D2 - SDIO interface Data2 signal</td> <td>HighZ</td> </tr> <tr> <td>SPI</td> <td>HSPI_INTR - SPI Slave interface Interrupt Signal to the Host</td> <td>HighZ</td> </tr> <tr> <td>Non SDIO,SPI</td> <td>HighZ</td> <td>HighZ</td> </tr> </tbody> </table>	Host	Default	Sleep	SDIO	SDIO_D2 - SDIO interface Data2 signal	HighZ	SPI	HSPI_INTR - SPI Slave interface Interrupt Signal to the Host	HighZ	Non SDIO,SPI	HighZ	HighZ
Host	Default	Sleep															
SDIO	SDIO_D2 - SDIO interface Data2 signal	HighZ															
SPI	HSPI_INTR - SPI Slave interface Interrupt Signal to the Host	HighZ															
Non SDIO,SPI	HighZ	HighZ															

Pin Name	Pin No.	I/O Supply Do-main	Direction	Initial State (Power up Active Reset)	Description												
GPIO_28/SDIO_D1/ HSPI_MISO	48	SDIO_IO_VDD	Inout	HighZ	<table border="1"> <thead> <tr> <th>Host</th> <th>Default</th> <th>Sleep</th> </tr> </thead> <tbody> <tr> <td>SDIO</td> <td>SDIO_D1 - SDIO inter- face Data1 signal</td> <td>HighZ</td> </tr> <tr> <td>SPI</td> <td>HSPI_MISO - SPI Slave interface Master-In- Slave-Out signal</td> <td>HighZ</td> </tr> <tr> <td>Non SDIO,SPI</td> <td>HighZ</td> <td>HighZ</td> </tr> </tbody> </table>	Host	Default	Sleep	SDIO	SDIO_D1 - SDIO inter- face Data1 signal	HighZ	SPI	HSPI_MISO - SPI Slave interface Master-In- Slave-Out signal	HighZ	Non SDIO,SPI	HighZ	HighZ
					Host	Default	Sleep										
					SDIO	SDIO_D1 - SDIO inter- face Data1 signal	HighZ										
					SPI	HSPI_MISO - SPI Slave interface Master-In- Slave-Out signal	HighZ										
Non SDIO,SPI	HighZ	HighZ															
SDIO	SDIO_D1 - SDIO inter- face Data1 signal	HighZ															
SPI	HSPI_MISO - SPI Slave interface Master-In- Slave-Out signal	HighZ															
Non SDIO,SPI	HighZ	HighZ															
GPIO_25/SDIO_CLK/ HSPI_CLK	49	SDIO_IO_VDD	Inout	HighZ	<table border="1"> <thead> <tr> <th>Host</th> <th>Default</th> <th>Sleep</th> </tr> </thead> <tbody> <tr> <td>SDIO</td> <td>SDIO_CLK - SDIO inter- face clock</td> <td>HighZ</td> </tr> <tr> <td>SPI</td> <td>HSPI_CLK - SPI Slave in- terface clock</td> <td>HighZ</td> </tr> <tr> <td>Non SDIO,SPI</td> <td>HighZ</td> <td>HighZ</td> </tr> </tbody> </table>	Host	Default	Sleep	SDIO	SDIO_CLK - SDIO inter- face clock	HighZ	SPI	HSPI_CLK - SPI Slave in- terface clock	HighZ	Non SDIO,SPI	HighZ	HighZ
					Host	Default	Sleep										
					SDIO	SDIO_CLK - SDIO inter- face clock	HighZ										
					SPI	HSPI_CLK - SPI Slave in- terface clock	HighZ										
Non SDIO,SPI	HighZ	HighZ															
SDIO	SDIO_CLK - SDIO inter- face clock	HighZ															
SPI	HSPI_CLK - SPI Slave in- terface clock	HighZ															
Non SDIO,SPI	HighZ	HighZ															
ULP_GPIO_2	51	ULP_IO_VDD	Input	HighZ	<b>Default:</b> HighZ <b>Sleep:</b> HighZ												
GPIO_26/SDIO_CMD/ SPI_CSN	53	SDIO_IO_VDD	Inout	HighZ	<table border="1"> <thead> <tr> <th>Host</th> <th>Default</th> <th>Sleep</th> </tr> </thead> <tbody> <tr> <td>SDIO</td> <td>SDIO_CMD - SDIO inter- face CMD signal</td> <td>HighZ</td> </tr> <tr> <td>SPI</td> <td>HSPI_CSN - Active-low Chip Select signal of SPI Slave inter- face</td> <td>HighZ</td> </tr> <tr> <td>Non SDIO,SPI</td> <td>HighZ</td> <td>HighZ</td> </tr> </tbody> </table>	Host	Default	Sleep	SDIO	SDIO_CMD - SDIO inter- face CMD signal	HighZ	SPI	HSPI_CSN - Active-low Chip Select signal of SPI Slave inter- face	HighZ	Non SDIO,SPI	HighZ	HighZ
					Host	Default	Sleep										
					SDIO	SDIO_CMD - SDIO inter- face CMD signal	HighZ										
					SPI	HSPI_CSN - Active-low Chip Select signal of SPI Slave inter- face	HighZ										
Non SDIO,SPI	HighZ	HighZ															
SDIO	SDIO_CMD - SDIO inter- face CMD signal	HighZ															
SPI	HSPI_CSN - Active-low Chip Select signal of SPI Slave inter- face	HighZ															
Non SDIO,SPI	HighZ	HighZ															

Pin Name	Pin No.	I/O Supply Domain	Direction	Initial State (Power up Active Reset)	Description
GPIO_10	55	IO_VDD	Inout	HighZ	<p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> HighZ</p> <p>This pin can be configured by software to be any of the following.</p> <ul style="list-style-type: none"> <li>• HOST_WAKEUP_IND: This is used as indication from host to dev that host is ready to take the packet and device can transfer the packet to host. This is supported only in UART host mode.</li> <li>• It is part of Wake-on-Wireless functionality. Please check with Silabs for availability of this functionality</li> </ul>
GPIO_12	56	IO_VDD	Inout	HighZ	<p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> HighZ</p> <p>This pin can be configured by software to be any of the following.</p> <ul style="list-style-type: none"> <li>• UART1_RTS - UART interface Request to Send, if UART Host Interface flow control is enabled.</li> </ul>
GPIO_11	58	IO_VDD	Inout	HighZ	<p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> HighZ</p> <p>This pin can be configured by software to be any of the following.</p> <ul style="list-style-type: none"> <li>• WAKEUP_FROM_DEV: Used as a wakeup indication to host from device.</li> <li>• It is part of Wake-on-Wireless functionality. It is recommended that one use an external weak pull-down resistor on this pin and software has to be configured suitably.</li> <li>• Please check with Silabs for availability of this functionality.</li> </ul>
GPIO_15	59	IO_VDD	Inout	HighZ	<p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> HighZ</p> <p>This pin can be configured by software to be any of the following.</p> <ul style="list-style-type: none"> <li>• UART1_CTS - UART interface Clear to Send, if UART Host Interface flow control is enabled.</li> </ul>



## 7. Electrical Specifications

### 7.1 Absolute Maximum Ratings

Stresses beyond those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions beyond those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at <https://www.silabs.com/about-us/quality>.

**Note:** All the specifications are preliminary and subject to change.

**Table 7.1. Absolute Maximum Ratings**

Parameter	Symbol	Test Conditon	Min	Typ	Max	Unit
Storage temperature	$T_{store}$		-40	—	125	°C
Maximum junction temperature	$T_{j(max)}$			—	125	°C
3.3V power supply for the on-chip Buck, RF circuit, and UULP I/Os	VBATT		-0.5	—	3.63	V
I/O supply for GPIOs	IO_VDD		-0.5	—	3.63	V
I/O supply for SDIO I/Os	SDIO_IO_VDD		-0.5	—	3.63	V
I/O supply for QSPI flash signals	FLASH_IO_VDD		-0.5	—	3.63	V
I/O supply for ULP I/Os	ULP_IO_VDD		-0.5	—	3.63	V
DC voltage on any I/O pin <sup>1</sup>	$V_{IO\_PIN}$		-0.5	—	VDD + 0.5	V
Total average max current into chip	$I_{pmax}$		—	—	500	mA
Current per I/O pin	$I_{IOMAX}$	Sink	—	—	100	mA
		Source	—	—	100	mA

**Note:**

1. VDD = I/O supply domain pin. Refer to pin description tables for supply domain associated with each I/O.

## 7.2 Recommended Operating Conditions

**Note:** The device may operate continuously at the maximum allowable ambient  $T_{\text{ambient}}$  rating as long as the maximum junction  $T_{\text{junction(max)}}$  is not exceeded. For an application with significant power dissipation, the allowable  $T_{\text{ambient}}$  may be lower than the maximum  $T_{\text{ambient}}$  rating.  $T_{\text{ambient}} = T_{\text{junction(max)}} - (\Theta_{\text{JA}} \times \text{Power Dissipation})$ . Refer to the Thermal Characteristics table for  $\Theta_{\text{JA}}$ .

**Table 7.2. Recommended Operating Conditions**

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Units
Ambient temperature	$T_{\text{ambient}}$		-40	25	85	°C
Junction temperature	$T_{\text{junction}}$				105	°C
3.3V power supply for the on-chip Buck, RF Power Amplifier, UULP I/Os	VBATT		3.0	3.3	3.63	V
I/O supply for Flash	FLASH_IO_VDD		1.71	1.8	1.98	V
I/O supply for GPIOs	IO_VDD <sup>1</sup>	1.8 V nominal operation	1.71	1.8	1.98	V
		3.3 V nominal operation	2.97	3.3	3.63	
I/O supply for SDIO I/Os	SDIO_IO_VDD <sub>1</sub>	1.8 V nominal operation	1.71	1.8	1.98	V
		3.3 V nominal operation	2.97	3.3	3.63	
I/O supply for ULP I/Os	ULP_IO_VDD <sup>1</sup>	1.8 V nominal operation	1.71	1.8	1.98	V
		3.3 V nominal operation	2.97	3.3	3.63	

**Note:**  
 1. Supplies can operate at a nominal 3.3 V or 1.8 V level independent of the other supplies in the system.

## 7.3 DC Characteristics

### 7.3.1 RESET\_N Pin

**Table 7.3. RESET\_N Pin**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
High level input voltage	$V_{\text{IH}}$	RESET_N pin, VBATT = 3.3 V	0.8 * VBATT	—	—	V
Low level input voltage	$V_{\text{IL}}$	RESET_N pin, VBATT = 3.3 V	—	—	0.3 * VBATT	V

### 7.3.2 Power On Control (POC) and Reset


There are three signals involved in power-on control and reset of the device:

- POC\_IN: When pulled low, POC\_IN will reset all of the internal blocks in the device. The POC\_IN signal can be controlled either by external circuitry, by POC\_OUT, or both.
- RESET\_N: RESET\_N is an open-drain signal which will be pulled low during a chip reset. It is released after POC\_IN is high. RESET\_N should be connected to an RC circuit to fulfill the timing requirements shown in [Figure 7.1 Power Up Sequence on page 27](#).
- POC\_OUT: The POC\_OUT signal is the output of the internal blackout supply monitor. POC\_OUT is distributed to all I/O cells to prevent the I/O cells from powering up in an undesired configuration and is also used inside the IC to place the IC in a safe state until a valid supply is available for proper operation. During power up, POC\_OUT stays low until the VBATT reaches 1.6 V. After the VBATT supply exceeds 1.6 V, POC\_OUT becomes high and normal operation begins. If VBATT becomes lower than the blackout threshold voltage, POC\_OUT will return low. POC\_OUT can be used to provide chip reset by connecting to POC\_IN in a loopback configuration.

The recommended schematic for the reset signals is shown in [Figure 8.4 Reset Configuration on page 50](#).


[Figure 7.1 Power Up Sequence on page 27](#) shows the signal timing when POC\_OUT, POC\_IN, and RESET\_N are connected per the recommended schematic. The POC\_IN-to-RESET\_N delay will occur when POC\_IN transitions from low to high.

In this configuration the system only has to control the supply (VBATT) during power-up and power down and need not control POC\_IN externally. On power-up the chip will be reset internally. The power-down sequence will follow VBATT and external control of POC\_IN is not required.



**Figure 7.1. Power Up Sequence**

If the chip is to be reset from an external host device while powered up, the POC\_IN signal should be pulled low for at least 10 ms as shown in [Figure 7.2 External Reset via POC\\_IN on page 27](#). Upon release of POC\_IN, the POC\_IN-to-RESET\_N delay will occur.



**Figure 7.2. External Reset via POC\_IN**

In the above timing diagrams, it is assumed that all supplies including VBATT are connected together. If they are not connected together and independently controlled, then the guidance below must be followed.

- **Case1:** POC is looped back and there is no external control for POC\_IN
  - All supplies can be enabled at the same time, if possible
  - If supplies cannot be enabled at the same time, the VBATT supplies should be powered up first and all other supplies should be powered on at least 1 ms before RESET\_N is high. The RC circuit controlling RESET\_N must be adjusted to provide the appropriate delay.
  - While powering down, supplies can be powered off simultaneously, or with VBATT the last to be disabled.
- **Case2:** POC is looped back and there is external control for POC\_IN during power-up / power-down.
  - All supplies can be enabled at the same time, or VBATT may be enabled before other supplies.
  - POC\_IN should be kept low for at least 600 us after all the supplies have settled.
  - On power-down, POC\_IN can be driven low before disabling the supplies. Supplies can be powered off simultaneously, or with VBATT the last to be disabled.

### 7.3.3 Digital I/O Signals

Table 7.4. Digital I/O Signals

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
High level input voltage	V <sub>IH</sub>	IO_VDDx = 3.3 V	2	—	—	V
		IO_VDDx = 1.8 V	1.17	—	—	V
Low level input voltage	V <sub>IL</sub>	IO_VDDx = 3.3 V	—	—	0.8	V
		IO_VDDx = 1.8 V	—	—	0.63	V
Low level output voltage	V <sub>OL</sub>		—	—	0.4	V
High level output voltage	V <sub>OH</sub>		IO_VDDx - 0.4	—	—	V
Low level output current	I <sub>OL</sub>	GPIO_* and ULP_GPIO_* pins	2	4	12	mA
		UULP_GPIO_*	1	—	2	mA
High level output current	I <sub>OH</sub>	GPIO_* and ULP_GPIO_* pins	2	4	12	mA
		UULP_GPIO_*	1	—	2	mA

### 7.3.4 Flash LDO Electrical Specifications - Regulation Mode

Table 7.5. Flash LDO Electrical Specifications - Regulation Mode

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Input Supply Voltage (VBATT)	V <sub>in</sub>	Flash LDO in Regulation Mode	2.97	3.3	3.63	V
Output Voltage Range (VBATT)	V <sub>out</sub>		—	1.8	—	V
Load current	I <sub>load</sub>		—	—	48	mA
Line Regulation	REG <sub>line</sub>	V <sub>in</sub> Changed from 2.97 V to 3.63 V	—	—	0.6	%
Load Regulation	REG <sub>load</sub>	I <sub>load</sub> changed from 0 mA to 48 mA	—	—	1.4	%

## 7.4 AC Characteristics

### 7.4.1 Clock Specifications

The SiWN917 module includes the following clock options:

- Low frequency clock options for sleep manager and RTC
  - Internal 32 kHz RC oscillator (for applications with low timing accuracy requirements only, typical accuracy is +/- 1.2%)
  - 32.768 kHz LVCMOS rail-to-rail external oscillator input pin UULP\_VBAT\_GPIO\_3 for external oscillator or host clock
- High frequency 40 MHz clock for NWP, Cortex-M4, baseband subsystem and the radio
  - 40 MHz clock is integrated inside the module, and no external clock needs to be provided

The chipsets have integrated internal oscillators including crystal oscillators to generate the required clocks. Integrated crystal oscillators enable the use of low-cost passive crystal components. Additionally, in a system where an external clock source is already present, the clock can be reused. The following are the recommended options for the clocks for different functionalities:

#### 32 kHz External Sources:

##### Note:

1. For WiFi, BLE, and Co-Ex power saving use cases, Silicon Labs mandates an external clock to be used on UULP\_VBAT\_GPIO\_3 pin for the low-frequency clock source to maintain timing accuracy requirements and optimize power consumption.

**Option 1:** From Host MCU/MPU LVCMOS rail to rail clock input on UULP\_VBAT\_GPIO\_3

**Option 2:** External clock oscillator providing LVCMOS rail to rail clock input on UULP\_VBAT\_GPIO\_3 (Nano-drive clock should not be supplied)."

### 7.4.1.1 Low Frequency Clock

Low-frequency clock selection can be done through software. The RC oscillator clock is not suited for high timing accuracy applications and may increase overall system current consumption in duty-cycled power modes.


#### 32 kHz Internal RC Oscillator

**Table 7.6. 32 kHz RC Oscillator**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Oscillator Frequency	$F_{osc}$			32.0		kHz
Frequency Variation with Temp and Voltage	$F_{osc\_Acc}$			1.2		%

#### 32.768 kHz External Oscillator

An external 32.768 kHz low-frequency clock can be fed through UULP\_VBAT\_GPIO\_3.



**Figure 7.3. External 32.768 kHz Oscillator - Rail to Rail**

**Table 7.7. 32.768 kHz External Oscillator Specifications**


Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Oscillator Frequency	$f_{osc}$		—	32.768	—	kHz
Frequency Variation with Temp and Voltage	$f_{osc\_Acc}$		-100	—	100	ppm
Input duty cycle	$DC_{in}$		30	50	70	%
Input AC peak-peak voltage swing at input pin.	$V_{AC}$		-0.3	—	VBATT +/- 10%	Vpp

## 7.4.2 SDIO 2.0 Secondary

### 7.4.2.1 Full Speed Mode

**Table 7.8. SDIO 2.0 Secondary Full Speed Mode**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SDIO_CLK	$f_{\text{sdiio\_clk}}$		—	—	25	MHz
SDIO_DATA, SDIO_CMD input setup time	$t_s$		4	—	—	ns
SDIO_DATA, SDIO_CMD input hold time	$t_h$		1.2	—	—	ns
SDIO_DATA, clock to output delay	$t_{od}$		—	—	13	ns
Output Load	$C_L$		5	—	10	pF




**Figure 7.4. Interface Timing Diagram for SDIO 2.0 Secondary Full Speed Mode**

### 7.4.2.2 High Speed Mode

**Table 7.9. SDIO 2.0 Secondary High Speed Mode**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SDIO_CLK	$f_{\text{sdiio\_clk}}$		25	—	50	MHz
SDIO_DATA, input setup time	$t_s$		4	—	—	ns
SDIO_DATA, input hold time	$t_h$		1.2	—	—	ns
SDIO_DATA, clock to output delay	$t_{od}$		2.5	—	13	ns
Output Load	$C_L$		5	—	10	pF




**Figure 7.5. Interface Timing Diagram for SDIO 2.0 Secondary High Speed Mode**

### 7.4.3 HSPI Secondary

#### 7.4.3.1 Low Speed Mode

**Table 7.10. HSPI Secondary Low Speed Mode**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
HSPI_CLK	$f_{\text{hspi}}$		0	—	25	MHz
HSPI_CSN to output delay	$t_{\text{cs}}$		—	—	7.5	ns
HSPI_CSN to input setup time	$t_{\text{cst}}$		4.5	—	—	ns
HSPI_MOSI, input setup time	$t_{\text{s}}$		1.4	—	—	ns
HSPI_MOSI, input hold time	$t_{\text{h}}$		1.5	—	—	ns
HSPI_MISO, clock to output delay	$t_{\text{od}}$		—	—	8.75	ns
Output Load	$C_{\text{L}}$		5	—	10	pF



**Figure 7.6. Interface Timing Diagram for HSPI Secondary Low Speed Mode**


In low speed mode, HSPI\_MISO data is driven on the falling edge of HSPI\_CLK, and HSPI\_MOSI is read on the rising edge of HSPI\_CLK.



### 7.4.3.2 High Speed Mode

**Table 7.11. HSPI Secondary High Speed Mode**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
HSPI_CLK	$f_{\text{hspi}}$		25	—	80	MHz
HSPI_CSN to output delay	$t_{\text{cs}}$		—	—	7.5	ns
HSPI_CSN to input setup time	$t_{\text{cst}}$		4.5	—	—	ns
HSPI_MOSI, input setup time	$t_{\text{s}}$		1.4	—	—	ns
HSPI_MOSI, input hold time	$t_{\text{h}}$		1.4	—	—	ns
HSPI_MISO, clock to output delay	$t_{\text{od}}$		1.5	—	8.75	ns
Output Load	$C_{\text{L}}$		5	—	10	pF



**Figure 7.7. Interface Timing Diagram for HSPI Secondary High Speed Mode**

In high speed mode, HSPI\_MISO data is driven on the rising edge of HSPI\_CLK, and HSPI\_MOSI is read on the rising edge of HSPI\_CLK.


### 7.4.3.3 Ultra High Speed Mode

**Table 7.12. HSPI Secondary Ultra High Speed Mode**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
HSPI_CLK	$f_{\text{hspi}}$		80	—	100	MHz
HSPI_MOSI, input setup time	$t_s$		1.4	—	—	ns
HSPI_MOSI, input hold time	$t_h$		1.4	—	—	ns
HSPI_MISO, clock to output delay	$t_{od}$		1.5	—	8.75	ns
Output Load	$C_L$		5	—	10	pF

**Note:**

1. In ultra high-speed modes, the data on HSPI\_MISO is driven on the rising edge of the SPI\_CLK. The data on SPI\_MOSI is read on the rising edge of the SPI\_CLK.



**Figure 7.8. Interface Timing Diagram for HSPI Secondary Ultra High Speed Mode**

In ultra high speed mode, HSPI\_MISO data is driven on the rising edge of HSPI\_CLK, and HSPI\_MOSI is read on the rising edge of HSPI\_CLK.

### 7.4.4 GPIO Pins

**Table 7.13. GPIO Pins**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Rise time	$t_{rf}$	Pin configured as output	1	—	5	ns
Fall time	$t_{ff}$	Pin configured as output	0.9	—	5	ns
Rise time	$t_r$	Pin configured as input	0.3	—	1.3	ns
Fall time	$t_f$	Pin configured as input	0.2	—	1.2	ns

## 7.4.5 In-Package Flash Memory

**Table 7.14. In-Package Flash Memory**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Endurance	$N_{\text{endu}}$	Sector erase/program	10000	—	—	cycles
		Page erase/program, page in large sector	10000	—	—	cycles
		Page erase/program, page in small sector	10000	—	—	cycles
Retention time	$t_{\text{ret}}$	Powered	10	—	—	years
		Unpowered	10	—	—	years
Block Erase time (32 KB)	$t_{\text{er}}$	Page, sector or multiple consecutive sectors	—	150	1400	ms
Page programming time	$t_{\text{prog}}$		—	0.5	3	ms
Chip Erase time	$t_{\text{ce}}$		—	20	65	s

## 7.5 RF Characteristics

In the sub-sections below,

- All numbers are measured at  $T_A = 25^\circ\text{C}$ ,  $V_{\text{BATT}} = 3.3\text{ V}$
- Please refer to [8. Reference Schematics, BOM and Layout Guidelines](#). The integrated RF front end includes the matching network, RF switch, and a band-pass filter.
- Supported WLAN channels for different regions include:
  - US: Channels 1 (2412 MHz) through 11 (2462 MHz)
  - Europe: Channels 1 (2412 MHz) through 13 (2472 MHz)
  - Japan: Channels 1 (2412 MHz) through 14 (2484 MHz), Channel 14 supports 1 and 2 Mbps data rates only

## 7.5.1 WLAN 2.4 GHz Transmitter Characteristics

### 7.5.1.1 Transmitter Characteristics with 3.3V Supply

Unless otherwise indicated, typical conditions are: TA = 25°C, VBATT = 3.3V. Remaining supplies are at typical operating conditions. Parameters are referred at antenna port.

**Table 7.15. WLAN 2.4 GHz Transmitter Characteristics with 3.3 V Supply**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Transmit Power for 20 MHz Bandwidth, with EVM limits <sup>1, 2, 5</sup>	POUT	802.11b 1 Mbps DSSS, EVM< -9 dB	—	17	—	dBm
		802.11b 11 Mbps CCK, EVM< -9 dB	—	17	—	dBm
		802.11g 6 Mbps OFDM, EVM< -5 dB <sup>3</sup>	—	17.5	—	dBm
		802.11g 54 Mbps OFDM, EVM< -25 dB <sup>3</sup>	—	13.5	—	dBm
		802.11n HT20 MCS0 Mixed Mode, EVM< -5 dB <sup>3</sup>	—	17	—	dBm
		802.11n HT20 MCS7 Mixed Mode, EVM< -27 dB <sup>3</sup>	—	12.5	—	dBm
		802.11ax HE20 MCS0 SU, EVM< -5 dB <sup>3, 4</sup>	—	16	—	dBm
		802.11ax HE20 MCS7 SU, EVM< -27 dB <sup>3, 4</sup>	—	11	—	dBm
Power variation across channels	POUT <sub>VAR_CH</sub>		—	2	—	dB

**Note:**

1. Transmit power listed in this table is average power across all channels.
2. TX power in edge channels will be limited by Restricted band edge in the FCC region.
3. 11g/n/ax TX power in edge channels will be limited by Unwanted Emissions in MIC region.
4. 11ax TX power will be limited by PSD in the ETSI region.
5. Channels 1 (2412 MHz) through 11 (2462 MHz) are supported for North America (FCC, ISED). Channels 1 (2412 MHz) through 13 (2472 MHz) are supported for Europe and Japan (CE, MIC). Channel 14 (2484 MHz) is additionally supported for Japan.

**7.5.2 WLAN 2.4 GHz Receiver Characteristics on High-Performance (HP) Mode**

Unless otherwise indicated, typical conditions are: TA = 25 °C. VBATT = 3.3 V. Remaining supplies are at typical operating conditions. Parameters are referred at antenna port.

**Table 7.16. WLAN 2.4 GHz Receiver Characteristics on HP Mode**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Sensitivity for 20 MHz Bandwidth <sup>1, 2</sup>	SENS	802.11b 1 Mbps DSSS <sup>3</sup>	—	-95	—	dBm
		802.11b 11 Mbps CCK <sup>3</sup>	—	-86	—	dBm
		802.11g 6 Mbps OFDM <sup>4</sup>	—	-90.5	—	dBm
		802.11g 54 Mbps OFDM <sup>4</sup>	—	-74	—	dBm
		802.11n HT20 MCS0 Mixed Mode <sup>5</sup>	—	-89.5	—	dBm
		802.11n HT20 MCS7 Mixed Mode <sup>5</sup>	—	-69.5	—	dBm
		802.11ax HE20 MCS0 SU <sup>6</sup>	—	-89	—	dBm
		802.11ax HE20 MCS7 SU <sup>6</sup>	—	-68.5	—	dBm
		802.11ax HE20 MCS0 ER <sup>6</sup>	—	-91	—	dBm
Maximum Input Level for PER below 10%	RX <sub>SAT</sub>	802.11b	—	5	—	dBm
		802.11g	—	0	—	dBm
		802.11n	—	0	—	dBm
		802.11ax	—	0	—	dBm
RSSI Accuracy Range	RSSI <sub>RNG</sub>		—	+4/-5	—	dB
Adjacent Channel Interference <sup>7</sup>	ACI	802.11b 1 Mbps DSSS <sup>3 8</sup>	—	51	—	dB
		802.11b 11 Mbps CCK <sup>3 8</sup>	—	34	—	dB
		802.11g 6 Mbps OFDM <sup>4 9</sup>	—	43	—	dB
		802.11g 54 Mbps OFDM <sup>4 9</sup>	—	26	—	dB
		802.11n HT20 MCS0 Mixed Mode <sup>5 9</sup>	—	33	—	dB
		802.11n HT20 MCS7 Mixed Mode <sup>5 9</sup>	—	12	—	dB
		802.11ax HE20 MCS0 SU <sup>6 9</sup>	—	21	—	dB
		802.11ax HE20 MCS7 SU <sup>6 9</sup>	—	6	—	dB

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Alternate Adjacent Channel Interference <sup>7</sup>	AACI	802.11b 1 Mbps DSSS <sup>3 8</sup>	—	54	—	dB
		802.11b 11 Mbps CCK <sup>3 8</sup>	—	37	—	dB
		802.11g 6 Mbps OFDM <sup>4 9</sup>	—	54	—	dB
		802.11g 54 Mbps OFDM <sup>4 9</sup>	—	34	—	dB
		802.11n HT20 MCS0 Mixed Mode <sup>5 9</sup>	—	53	—	dB
		802.11n HT20 MCS7 Mixed Mode <sup>5 9</sup>	—	33	—	dB
		802.11ax HE20 MCS0 SU <sup>6 9</sup>	—	53	—	dB
		802.11ax HE20 MCS7 SU <sup>6 9</sup>	—	33	—	dB

**Note:**

1. RX Sensitivity Variation is up to 3 dB for channels (1, 2, 3, 4, 5, 9, and 10) at typical / room temperature.
2. RX Sensitivity may be degraded up to 4 dB for channels (6, 7, 8, 11, 12, 13 and 14) at typical / room temperature.
3. 802.11b, Packet size is 1024 bytes, < 8% PER limit, Carrier modulation is non-DCM
4. 802.11g, Packet size is 1024 bytes, < 10% PER limit, Carrier modulation is non-DCM
5. 802.11n, Packet size is 4096 bytes, < 10% PER limit, Carrier modulation is non-DCM
6. 802.11ax, Packet size is 4096 bytes, < 10% PER limit, Carrier modulation is non-DCM
7. ACI / AACI is calculated as Interferer Power(dBm)- Inband power(dBm)
8. Desired signal power is 6 dB above standard defined sensitivity level
9. Desired signal power is 3 dB above standard defined sensitivity level

### 7.5.3 WLAN 2.4 GHz Receiver Characteristics on Low-Power (LP) Mode

Unless otherwise indicated, typical conditions are: TA = 25 °C. VBATT = 3.3 V. Remaining supplies are at typical operating conditions. Parameters are referred at antenna port.

**Table 7.17. WLAN 2.4 GHz Receiver Characteristics on LP Mode**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Sensitivity for 20 MHz Bandwidth <sup>1 2</sup>	SENS	802.11b 1 Mbps DSSS <sup>3</sup>	—	-95	—	dBm
		802.11b 11 Mbps CCK <sup>3</sup>	—	-86	—	dBm
		802.11g 6 Mbps OFDM <sup>4</sup>	—	-90	—	dBm
		802.11g 36 Mbps OFDM <sup>4</sup>	—	-79	—	dBm
		802.11n HT20 MCS0 Mixed Mode <sup>5</sup>	—	-88	—	dBm
		802.11n HT20 MCS4 Mixed Mode <sup>5</sup>	—	-77	—	dBm
Maximum Input Level for PER below 10%	RX <sub>SAT</sub>	802.11b	—	-2.5	—	dBm
		802.11g	—	1.5	—	dBm
		802.11n	—	0.5	—	dBm
RSSI Accuracy Range	RSSI <sub>RNG</sub>		—	+4/-6	—	dB
Adjacent Channel Interference <sup>6</sup>	ACI	802.11b 1 Mbps DSSS <sup>3 7</sup>	—	52	—	dB
		802.11b 11 Mbps CCK <sup>3 7</sup>	—	33	—	dB
		802.11g 6 Mbps OFDM <sup>4 8</sup>	—	44	—	dB
		802.11g 36 Mbps OFDM <sup>4 8</sup>	—	29	—	dB
		802.11n HT20 MCS0 Mixed Mode <sup>5 8</sup>	—	33	—	dB
		802.11n HT20 MCS4 Mixed Mode <sup>5 8</sup>	—	20	—	dB
Alternate Adjacent Channel Interference <sup>6</sup>	AACI	802.11b 1 Mbps DSSS <sup>3 7</sup>	—	53	—	dB
		802.11b 11 Mbps CCK <sup>3 7</sup>	—	37	—	dB
		802.11g 6 Mbps OFDM <sup>4 8</sup>	—	53	—	dB
		802.11g 36 Mbps OFDM <sup>4 8</sup>	—	37	—	dB
		802.11n HT20 MCS0 Mixed Mode <sup>5 8</sup>	—	52	—	dB
		802.11n HT20 MCS4 Mixed Mode <sup>5 8</sup>	—	36	—	dB

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Note:</b>						
1. RX Sensitivity Variation is up to 3 dB for channels (1, 2, 3, 4, 5, 9, and 10) at typical / room temperature						
2. RX Sensitivity may be degraded up to 4 dB for channels (6, 7, 8, 11, 12, 13 and 14) at typical / room temperature						
3. 802.11b, Packet size is 1024 bytes, < 8% PER limit, Carrier modulation is non-DCM						
4. 802.11g, Packet size is 1024 bytes, < 10% PER limit, Carrier modulation is non-DCM						
5. 802.11n, Packet size is 4096 bytes, < 10% PER limit, Carrier modulation is non-DCM						
6. ACI / AACI is calculated as Interferer Power(dBm)- Inband power(dBm)						
7. Desired signal power is 6 dB above standard defined sensitivity level						
8. Desired signal power is 3 dB above standard defined sensitivity level						

### 7.5.4 Bluetooth Transmitter Characteristics on High-Performance (HP) Mode

Unless otherwise indicated, typical conditions are: TA = 25 °C, VBATT = 3.3 V, and remaining supplies are at typical operating conditions. Parameters are referred at antenna port.

**Table 7.18. Bluetooth Transmitter Characteristics on HP Mode 3.3 V**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Transmit Power <sup>1 2</sup>	POUT	LE 1 Mbps	—	17	—	dBm
		LE 2 Mbps <sup>3</sup>	—	17	—	dBm
		LR 500 kbps	—	17	—	dBm
		LR 125 kbps	—	17	—	dBm
Power variation across channels	POUT <sub>VAR_CH</sub>		—	2	—	dB
Adjacent Channel Power  M-N  = 2	ACP <sub>eq2</sub>	LE	—	-33	—	dBm
Adjacent Channel Power  M-N  > 2	ACP <sub>gt2</sub>	LE	—	-40	—	dBm
BLE Modulation Characteristics at 1 Mbps	MOD <sub>CHAR</sub>	Δf1 Avg	—	248	—	kHz
		Δf2 Max	—	250	—	kHz
		Δf2 Avg/Δf1 Avg	—	1.43	—	

<b>Note:</b>						
1. ETSI Max Power is limited to 10 dBm/MHz EIRP to meet PSD requirements, because device falls under DTS.						
2. In FCC, LR 125kbps Max Power is limited to 11 dBm to meet PSD requirement, because device falls under DTS.						
3. In MIC Max power is limited to 7 dBm to meet 10 dBm/MHz limit						



**7.5.5 Bluetooth Transmitter Characteristics on Low-Power (LP) 0 dBm RF Mode**

Unless otherwise indicated, typical conditions are: TA = 25 °C, VBATT = 3.3 V, and remaining supplies are at typical operating conditions. Parameters are referred at antenna port.

**Table 7.19. Bluetooth Transmitter Characteristics on Low-Power (LP) 0 dBm RF Mode**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Transmit Power	POUT	LE 1 Mbps	—	-2	—	dBm
		LE 2 Mbps	—	-2	—	dBm
		LR 500 kbps	—	-2	—	dBm
		LR 125 kbps	—	-2	—	dBm
Adjacent Channel Power  M-N  = 2	ACP <sub>eq2</sub>	LE	—	-42	—	dBm
Adjacent Channel Power  M-N  > 2	ACP <sub>gt2</sub>	LE	—	-51	—	dBm
BLE Modulation Characteristics	MOD <sub>CHAR</sub>	Δf1 Avg	—	248	—	kHz
		Δf2 Max	—	250	—	kHz
		Δf2 Avg/Δf1 Avg	—	1.3	—	kHz

### 7.5.6 Bluetooth Receiver Characteristics for 1 Mbps Data Rate

Unless otherwise indicated, typical conditions are: TA = 25 °C, VBATT = 3.3 V, remaining supplies are at typical operating conditions, packet length is 37 bytes, and parameters are referred at antenna port. Unless otherwise indicated, specifications apply to both HP and LP modes.

**Table 7.20. Bluetooth Receiver Characteristics for 1 Mbps Data Rate**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Max usable receiver input level	RX <sub>SAT</sub>	Signal is reference signal, 255 byte payload, BER = 0.017%, HP Mode	—	5	—	dBm
		Signal is reference signal, 255 byte payload, BER = 0.017%, LP Mode	—	1.5	—	dBm
Sensitivity <sup>1</sup>	SENS	Signal is reference signal, 37 byte payload, BER = 0.1%	—	-93	—	dBm
		Signal is reference signal, 255 byte payload, BER = 0.017%	—	-91	—	dBm
Signal to co-channel interferer <sup>2</sup>	C/I <sub>CC</sub>	(see notes) <sup>3 4</sup>	—	-10	—	dB
N ± 1 Adjacent channel selectivity <sup>2</sup>	C/I <sub>1</sub>	Interferer is reference signal at +1 MHz offset <sup>3 4 5 6</sup>	—	4	—	dB
		Interferer is reference signal at -1 MHz offset <sup>3 4 5 6</sup>	—	-4	—	dB
N ± 2 Alternate channel selectivity <sup>2</sup>	C/I <sub>2</sub>	Interferer is reference signal at +2 MHz offset <sup>3 4 5 6</sup>	—	26	—	dB
		Interferer is reference signal at -2 MHz offset <sup>3 4 5 6</sup>	—	23	—	dB
N ± 3 Alternate channel selectivity <sup>2</sup>	C/I <sub>3</sub>	Interferer is reference signal at +3 MHz offset <sup>3 4 5 6</sup>	—	39	—	dB
		Interferer is reference signal at -3 MHz offset <sup>3 4 5 6</sup>	—	28	—	dB
Selectivity to image frequency <sup>2</sup>	C/I <sub>IM</sub>	Interferer is reference signal at image frequency <sup>3 4 6</sup>	—	39	—	dB
Selectivity to image frequency ± 1 MHz <sup>2</sup>	C/I <sub>IM_1</sub>	Interferer is reference signal at image frequency +1 MHz <sup>3 4 6</sup>	—	39	—	dB
		Interferer is reference signal at image frequency -1 MHz <sup>3 4 6</sup>	—	36	—	dB

**Note:**

1. There is up to 3 dB sensitivity degradation for channels 18, 35, and 37 .
2. C/I is calculated as Interferer Power (dBm) - Inband power (dBm)
3. 0.1% BER, 37 byte packet size
4. Desired signal = -67 dBm
5. Desired frequency 2402 MHz ≤ Fc ≤ 2480 MHz
6. With allowed exceptions

### 7.5.7 Bluetooth Receiver Characteristics for 2 Mbps Data Rate

Unless otherwise indicated, typical conditions are: TA = 25 °C, VBATT = 3.3 V, remaining supplies are at typical operating conditions, packet length is 37 bytes, and parameters are referred at antenna port. Unless otherwise indicated, specifications apply to both HP and LP modes.

**Table 7.21. Bluetooth Receiver Characteristics for 2 Mbps Data Rate**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Max usable receiver input level	RX <sub>SAT</sub>	Signal is reference signal, 255 byte payload, BER = 0.017%, HP mode	—	0	—	dBm
		Signal is reference signal, 255 byte payload, BER = 0.017%, LP mode	—	-2.5	—	dBm
Sensitivity	SENS	Signal is reference signal, 37 byte payload, BER = 0.1%	—	-90.5	—	dBm
		Signal is reference signal, 255 byte payload, BER = 0.017%	—	-88.5	—	dBm
Signal to co-channel interferer <sup>1</sup>	C/I <sub>CC</sub>	(see notes) <sup>2 3</sup>	—	-7	—	dB
N ± 1 Adjacent channel selectivity <sup>1</sup>	C/I <sub>1</sub>	Interferer is reference signal at +2 MHz offset <sup>2 4 3 5</sup>	—	4	—	dB
		Interferer is reference signal at -2 MHz offset <sup>2 4 3 5</sup>	—	6	—	dB
N ± 2 Alternate channel selectivity <sup>1</sup>	C/I <sub>2</sub>	Interferer is reference signal at +4 MHz offset <sup>2 4 3 5</sup>	—	22	—	dB
		Interferer is reference signal at -4 MHz offset <sup>2 4 3 5</sup>	—	16	—	dB
Selectivity to image frequency <sup>1</sup>	C/I <sub>IM</sub>	Interferer is reference signal at image frequency <sup>2 3 5</sup>	—	16	—	dB
Selectivity to image frequency ± 2 MHz <sup>1</sup>	C/I <sub>IM_1</sub>	Interferer is reference signal at image frequency +2 MHz <sup>2 3 5</sup>	—	37	—	dB
		Interferer is reference signal at image frequency -2 MHz <sup>2 3 5</sup>	—	28	—	dB

**Note:**

1. C/I is calculated as Interferer Power (dBm) - Inband power (dBm)
2. 0.1% BER, 37 byte packet size
3. Desired signal = -67 dBm
4. Desired frequency 2402 MHz ≤ F<sub>c</sub> ≤ 2480 MHz
5. With allowed exceptions

### 7.5.8 Bluetooth Receiver Characteristics for 125 kbps Data Rate

Unless otherwise indicated, typical conditions are: TA = 25 °C, VBATT = 3.3 V, remaining supplies are at typical operating conditions, packet length is 37 bytes, and parameters are referred at antenna port. Unless otherwise indicated, specifications apply to both HP and LP modes.

**Table 7.22. Bluetooth Receiver Characteristics for 125 kbps Data Rate**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Max usable receiver input level	RX <sub>SAT</sub>	Signal is reference signal, 255 byte payload, BER = 0.017%, HP mode	—	5	—	dBm
		Signal is reference signal, 255 byte payload, BER = 0.017%, LP mode	—	3.5	—	dBm
Sensitivity <sup>1</sup>	SENS	Signal is reference signal, 37 byte payload, BER = 0.1%	—	-104.5	—	dBm
		Signal is reference signal, 255 byte payload, BER = 0.017%	—	-103.5	—	dBm
<b>Note:</b> 1. BLE, LR: Sensitivities for channels 19, 39 are up to 2 dB lower performance						

### 7.5.9 Bluetooth Receiver Characteristics for 500 kbps Data Rate

Unless otherwise indicated, typical conditions are: TA = 25 °C, VBATT = 3.3 V, remaining supplies are at typical operating conditions, packet length is 37 bytes, and parameters are referred at antenna port. Unless otherwise indicated, specifications apply to both HP and LP modes.

**Table 7.23. Bluetooth Receiver Characteristics for 500 kbps Data Rate**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Max usable receiver input level	RX <sub>SAT</sub>	Signal is reference signal, 255 byte payload, BER = 0.017%, HP Mode	—	5	—	dBm
		Signal is reference signal, 255 byte payload, BER = 0.017%, LP Mode	—	3.5	—	dBm
Sensitivity <sup>1</sup>	SENS	Signal is reference signal, 37 byte payload, BER = 0.1%	—	-100	—	dBm
		Signal is reference signal, 255 byte payload, BER = 0.017%	—	-98.5	—	dBm
<b>Note:</b> 1. BLE, LR: Sensitivities for channels 19, 39 are up to 2 dB lower performance						

## 7.6 Typical Current Consumption

Figure 7.9 Supply Connection for Current Measurements on page 45 shows the supply connection and measurement point for supply current numbers in this section.




Figure 7.9. Supply Connection for Current Measurements

**7.6.1 WLAN 2.4 GHz**T<sub>A</sub> = 25 °C. VBATT = 3.3 V. Remaining supplies are at typical operating conditions. NWP clock running at 80 MHz.**Table 7.24. WLAN 2.4 GHz 3.3 V Current Consumption**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Listen current	I <sub>RX_LISTEN</sub>	LP mode, 1 Mbps Listen	—	14	—	mA
Active Receive Current	I <sub>RX_ACTIVE</sub>	1 Mbps RX Active, LP mode	—	21	—	mA
		HT20 MCS0, HP mode	—	54	—	mA
		HT20 MCS7, HP mode	—	55	—	mA
		HE20 MCS0, HP mode	—	55	—	mA
		HE20 MCS7, HP mode	—	55	—	mA
Transmit Current	I <sub>TX</sub>	1 Mbps, HP mode	—	223	—	mA
		HT20 MCS0, HP mode	—	231	—	mA
		HT20 MCS7, HP mode	—	175	—	mA
		HE20 MCS0, HP mode	—	212	—	mA
		HE20 MCS7, HP mode	—	169	—	mA
Deep Sleep	I <sub>SLEEP</sub>	No RAM retained	—	5	—	μA
		352 KB RAM retained	—	12.5	—	μA
Standby Associated, DTIM = 10	I <sub>STBY_ASSOC</sub>	WLAN Keep Alive Every 30 s with 352 KB RAM Retained, Without TCP Keep Alive	—	78	—	μA
11ax TWT, Auto Config Enabled, Without TCP Keep Alive	I <sub>STBY_AX</sub>	RX latency 2 s with 8 ms wakeup duration, WLAN Keep Alive Every 30 s with 352 KB RAM Retained	—	97	—	μA
		RX latency 30 s with 8 ms wakeup duration, WLAN Keep Alive Every 30 s with 352 KB RAM Retained	—	37	—	μA
		RX latency 60 s with 8 ms wakeup duration, WLAN Keep Alive Every 60 s with 352 KB RAM Retained	—	27	—	μA
11ax TWT, Auto Config Enabled, With TCP Keep Alive Every 240 s	I <sub>STBY_AX_TCP</sub>	RX latency 2 s with 8 ms wakeup duration, WLAN Keep Alive Every 30 s with 352 KB RAM Retained	—	101	—	μA
		RX latency 30 s with 8 ms wakeup duration, WLAN Keep Alive Every 30 s with 352 KB RAM Retained	—	43	—	μA
		RX latency 60 s with 8 ms wakeup duration, WLAN Keep Alive Every 60 s with 352 KB RAM Retained	—	32	—	μA

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Note:</b>						
1. The absolute maximum device current when transmitting at highest transmit power will not exceed 400 mA.						

## 7.6.2 Bluetooth LE

$T_A = 25\text{ }^\circ\text{C}$ . VBATT = 3.3 V. Remaining supplies are at typical operating conditions. NWP clock running at 80 MHz.

**Table 7.25. Bluetooth LE Current Consumption**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
TX Active Current	$I_{TX}$	LP mode, Tx Power = 0 dBm	—	11	—	mA
		LP mode, Tx Power = Max TX power	—	11	—	mA
RX Active Current	$I_{RX}$	LP mode	—	11	—	mA
Advertising, Unconnectable	$I_{ADV\_UC}$	Advertising on all 3 channels, 37 Byte payload, Interval = 1.28 s, Tx Power = 0 dBm, LP mode	—	35	—	$\mu\text{A}$
Advertising, Connectable	$I_{ADV\_CN}$	Advertising on all 3 channels, 37 Byte payload, Interval = 1.28 s, Tx Power = 0 dBm, LP mode	—	41	—	$\mu\text{A}$
Connected	$I_{CONN}$	Connection Interval = 200 ms, No data, Tx Power = 0 dBm, LP mode	—	138	—	$\mu\text{A}$

## 8. Reference Schematics, BOM and Layout Guidelines

### Note:

1. Customers should include provision for programming or updating the firmware at manufacturing.
  - a. If using UART, we recommend bringing out the SPI or SDIO lines to test points, so designers could use the faster interface for programming the firmware as needed.
  - b. If using SPI or SDIO as host interface, then firmware programming or update can be done through the host MCU, or if designer prefers to program standalone at manufacturing, then it is recommended to have test points on the SPI or SDIO signals.
2. 3.3 V/1.8 V/VBATT must be supplied by external source.
3. VBATT, SDIO\_IO\_VDD, IO\_VDD, ULP\_IO\_VDD must be powered using External/On-board Power.
4. FLASH\_IO\_VDD is powered by 1V8\_LDO output.
5. Place all the Caps closer to the corresponding Module pins.

### 8.1 SiW917Y1GN Schematics for Parts with RF Pin

#### 8.1.1 System Supplies




Figure 8.1. System Power Supplies

### Note:

1. Place all the decoupling capacitors close to the module pins.
2. IO\_VDD, SDIO\_IO\_VDD, ULP\_IO\_VDD can be powered independently by different voltage sources based on their corresponding signals voltage levels requirements. Voltages must be as per [Table 7.2 Recommended Operating Conditions on page 26](#).
3. Even if GPIOs are not used, their respective IO domains must still be connected to the power supply.



### 8.1.2 RF, Debug, and Reset Connection




Figure 8.2. RF, Debug, and Reset Connection

**Note:**

1. Place L1 close to the RF pin.
2. It is mandatory to follow the reference schematics for optimal RF performance.
3. Maintain 50 ohm characteristic impedance for RF traces.
4. J1: In-built antenna or an external antenna (with U.F.L connector) can be used.
5. It is recommended to add microwave coaxial switch connector (Example : Murata's MM8430-2610RA1) or U.F.L connector for conducted measurements.
6. Additional matching circuit to be provided near the antenna, based on antenna used and location on the board.

### 8.1.3 GPIO Connection




Figure 8.3. GPIO Connection

**Note:**

1. Place all the decoupling capacitors close to the module pins.
2. IO\_VDD, SDIO\_IO\_VDD, ULP\_IO\_VDD can be powered independently by different voltage sources based on their corresponding signals voltage levels requirements. Voltages must be as per [Table 7.2 Recommended Operating Conditions on page 26](#).
3. Even if GPIOs are not used, their respective IO domains must still be connected to the power supply.
4. R5 to R10 are optional resistors for signal integrity.
5. 33 ohm on SDIO\_CLK/HSPI\_CLK has to be near the source of the clock, and not near the module.

### 8.1.4 Reset




Figure 8.4. Reset Configuration

**Note:**

1. The configuration shown allows for blackout monitor functionality along with external reset of the embedded SiWN917M IC.
2. The POC\_IN signal connects to the POC\_IN pin on the SiWN917M. POC\_IN resets all the internal blocks of the IC.
3. The Si917\_RESET signal connects to the RESET\_N pin on the SiWN917M. It is recommended to use the RC filter as shown. RESET\_N is an open-drain output pin that will be pulled low when POC\_IN goes low.
4. The POC\_OUT signal connects to the POC\_OUT pin on the SiWN917M. POC\_OUT is an active-low, push-pull output from the internal blackout monitor. In this configuration, it is isolated from the external HOST\_EXT\_CTRL\_POC signal with a series resistor. In applications without external host control (HOST\_EXT\_CTRL\_POC), POC\_OUT may be directly connected to POC\_IN. Without external host control to the POC\_IN pin, the IC cannot be reset multiple times after power-on.
5. The HOST\_EXT\_CTRL\_POC signal connects to a GPIO of an external host processor. In this configuration, HOST\_EXT\_CTRL\_POC must be an open-drain output to allow POC\_OUT to control POC\_IN.
6. HOST\_EXT\_CTRL\_POC must be at the same voltage level as the VBATT supply pin.

### 8.1.5 LF Clock Option

**Note:** For WiFi, BLE, and Co-Ex power saving use cases, Silicon Labs mandates an external clock to be used on UULP\_VBAT\_GPIO\_3 pin for the low-frequency clock source to maintain timing accuracy requirements and optimize power consumption.




Figure 8.5. 32.768 kHz Clock Oscillator

### 8.1.6 Flash Memory Configurations



Figure 8.6. In-Package Flash Powered From On-Chip LDO Supply

### 8.1.7 Host Interface




Figure 8.7. Host Interface Options

**Note:**

- In UART mode, ensure that the input signals, UART\_RX and UART\_CTS are not floating when the device is powered up and reset is de-asserted. This can be done by ensuring that the host processor configures its signals (outputs) before de-asserting the reset.
- In HSPI mode, ensure that the input signals, HSPI\_CSN and HSPI\_CLK are not floating when the device is powered up and reset is de-asserted. This can be done by ensuring that the external Host processor configures its signals (outputs) before de-asserting the reset. HSPI\_INTR is the interrupt signal driven by the secondary device. This signal may be configured as Active-high or Active-low. If it is active-high, an external pull-down resistor is required. If it is active-low, an external pull-up resistor is required. The following actions can be carried out by the host processor during power-up of the device, and before/after ULP Sleep mode.
  - To use the signal in the Active-high or Active-low mode, ensure that during the power up of the device, the Interrupt is disabled in the Host processor before de-asserting the reset. After de-asserting the reset, the Interrupt needs to be enabled only after the HSPI initialization is done and the Interrupt mode is programmed to either Active-high or Active-low mode as required.
  - The Host processor needs to disable the interrupt before the ULP Sleep mode is entered and enable it after HSPI interface is reinitialized upon wakeup from ULP Sleep.
- In SDIO mode, pull-up resistors should be present on SDIO\_CMD & SDIO Data lines as per the SDIO physical layer specification version 2.0.
- 33ohm on SDIO\_CLK/HSPI\_CLK has to be near the source of the clock, and not near the module.
- R5 to R11 are optional resistors for Signal Integrity.

## 8.1.8 Bill of Materials

Line No	Quantity	Designator	Value	Description	Manufacturer	Manufacturer PN	Tolerance	Rating
1	5	C1, C3, C4, C5, C6	1uF	CAP CER 0402 X5R 1uF 10V 10%	-	-	10%	10 V
2	1	C2	18pF	CAP CER 0201 C0G 18pF 25V 2%	-	-	2%	25V
3	1	C7	1nF	CAP CER 0402 X7R 1nF 16V 10%	-	-	10%	16V
4	1	C8	10nF	CAP CER 0402 X7R 10nF 16V 10%	-	-	10%	16V
5	1	C9	100nF	CAP CER 0402 X7R 100nF 50V 10%	-	-	10%	50V
6	1	J1	U.FL-R- SMT-1	CONN RF 500HM UFL_2.6x2.6 SMD	-	-		
7	1	L1	6.2 nH	IND Fixed 0201 6.2nH 300mA 600mOhm 3%	-	-	3%	300mA
8	8	R1, R5, R6, R7, R8, R9, R10, R11	33	RES 0402 33R 1/16W 1% 100ppm	-	-	1%	62.5 mW
9	1	R2	10k	RES 0402 10K 1/16W 5% 200ppm	-	-	5%	63mW
10	1	R3	100k	RES 0402 100K 1/16W 1% 100ppm	-	-	1%	63mW
11	1	U2	32.768 kHz	SiTIME CRYSTAL CSPBGA 32.768kHz 10pF 100ppm	SiTIME	SiT1532A I-J4- DCC-32.7 68		
12	1	U1	SiW917Y1GN	PCB Module SiW917Y1GN	Silicon Labs			

## 8.2 SiWN917Y1GA Schematics for parts with Integral Antenna

### 8.2.1 System Supplies




Figure 8.8. System Power Supplies

**Note:**

1. Place all the decoupling capacitors close to the module pins.
2. IO\_VDD, SDIO\_IO\_VDD, ULP\_IO\_VDD can be powered independently by different voltage sources based on their corresponding signals voltage levels requirements. Voltages must be as per [Table 7.2 Recommended Operating Conditions on page 26](#).
3. Even if GPIOs are not used, their respective IO domains must still be connected to the power supply.

### 8.2.2 RF, Debug, and Reset Connection




Figure 8.9. RF, Debug, and Reset Connection

**Note:**

1. It is mandatory to follow the reference schematics for optimal RF performance.

### 8.2.3 GPIO Connection




Figure 8.10. GPIO Connection

**Note:**

1. Place all the decoupling capacitors close to the module pins.
2. IO\_VDD, SDIO\_IO\_VDD, ULP\_IO\_VDD can be powered independently by different voltage sources based on their corresponding signals voltage levels requirements. Voltages must be as per [Table 7.2 Recommended Operating Conditions on page 26](#).
3. Even if GPIOs are not used, their respective IO domains must still be connected to the power supply.
4. R5 through R10 are optional resistors for signal integrity.
5. R5 33ohm on SDIO\_CLK/HSPI\_CLK has to be near the source of the clock.

### 8.2.4 Reset




Figure 8.11. Reset Configuration

**Note:**

1. The configuration shown allows for blackout monitor functionality along with external reset of the embedded SiWN917M IC.
2. The POC\_IN signal connects to the POC\_IN pin on the SiWN917M. POC\_IN resets all the internal blocks of the IC.
3. The Si917\_RESET signal connects to the RESET\_N pin on the SiWN917M. It is recommended to use the RC filter as shown. RESET\_N is an open-drain output pin that will be pulled low when POC\_IN goes low.
4. The POC\_OUT signal connects to the POC\_OUT pin on the SiWN917M. POC\_OUT is an active-low, push-pull output from the internal blackout monitor. In this configuration, it is isolated from the external HOST\_EXT\_CTRL\_POC signal with a series resistor. In applications without external host control (HOST\_EXT\_CTRL\_POC), POC\_OUT may be directly connected to POC\_IN. Without external host control to the POC\_IN pin, the IC cannot be reset multiple times after power-on.
5. The HOST\_EXT\_CTRL\_POC signal connects to a GPIO of an external host processor. In this configuration, HOST\_EXT\_CTRL\_POC must be an open-drain output to allow POC\_OUT to control POC\_IN.
6. HOST\_EXT\_CTRL\_POC must be at the same voltage level as the VBATT supply pin.

### 8.2.5 LF Clock Option

**Note:** For WiFi, BLE, and Co-Ex power saving use cases, Silicon Labs mandates an external clock to be used on UULP\_VBAT\_GPIO\_3 pin for the low-frequency clock source to maintain timing accuracy requirements and optimize power consumption.




Figure 8.12. 32.768 kHz Clock Oscillator

### 8.2.6 Flash Memory Configurations




Figure 8.13. In-Package Flash Powered From On-Chip LDO Supply

## 8.2.7 Host Interface




Figure 8.14. Host Interface Options

- In UART mode, ensure that the input signals, UART\_RX and UART\_CTS are not floating when the device is powered up and reset is de-asserted. This can be done by ensuring that the host processor configures its signals (outputs) before de-asserting the reset.
- In HSPI mode, ensure that the input signals, HSPI\_CSN and HSPI\_CLK are not floating when the device is powered up and reset is de-asserted. This can be done by ensuring that the external Host processor configures its signals (outputs) before de-asserting the reset. HSPI\_INTR is the interrupt signal driven by the secondary device. This signal may be configured as Active-high or Active-low. If it is active-high, an external pull-down resistor is required. If it is active-low, an external pull-up resistor is required. The following actions can be carried out by the host processor during power-up of the device, and before/after ULP Sleep mode.
  - To use the signal in the Active-high or Active-low mode, ensure that during the power up of the device, the Interrupt is disabled in the Host processor before de-asserting the reset. After de-asserting the reset, the Interrupt needs to be enabled only after the HSPI initialization is done and the Interrupt mode is programmed to either Active-high or Active-low mode as required.
  - The Host processor needs to disable the interrupt before the ULP Sleep mode is entered and enable it after HSPI interface is reinitialized upon wakeup from ULP Sleep.
- In SDIO mode, pull-up resistors should be present on SDIO\_CMD & SDIO Data lines as per the SDIO physical layer specification version 2.0.
- 33ohm on SDIO\_CLK has to be near the source of the clock, and not near the module.
- R5 to R11 are optional resistors for Signal Integrity.



### 8.2.8 Bill of Materials

Line No	Quantity	Designator	Value	Description	Manufacturer	Manufacturer PN	Tolerance	Rating
1	5	C1, C3, C4, C5, C6	1uF	CAP CER 0402 X5R 1uF 10V 10%	-	-	10%	10 V
2	1	C2	18pF	CAP CER 0201 C0G 18pF 25V 2%	-	-	2%	25V
3	1	C7	1nF	CAP CER 0402 X7R 1nF 16V 10%	-	-	10%	16V
4	1	C8	10nF	CAP CER 0402 X7R 10nF 16V 10%	-	-	10%	16V
5	1	C9	100nF	CAP CER 0402 X7R 100nF 50V 10%	-	-	10%	50V
6	1	J1	U.FL-R- SMT-1	CONN RF 500HM UFL_2.6x2.6 SMD	-	-		
7	1	L1	6.2 nH	IND Fixed 0201 6.2nH 300mA 600mOhm 3%	-	-	3%	300mA
8	8	R1, R5, R6, R7, R8, R9, R10, R11	33	RES 0402 33R 1/16W 1% 100ppm	-	-	1%	62.5 mW
9	1	R2	10k	RES 0402 10K 1/16W 5% 200ppm	-	-	5%	63mW
10	1	R3	100k	RES 0402 100K 1/16W 1% 100ppm	-	-	1%	63mW
11	1	U2	32.768 kHz	SiTIME CRYSTAL CSPBGA 32.768kHz 10pF 100ppm	SiTIME	SiT1532A I-J4-DCC-32.768		
12	1	U1	SiW917Y1GA	PCB Module SiW917Y1GA	Silicon Labs			

### 8.3 Layout Guidelines

1. The RF (Module Pin No. 10) signal may be directly connected to an on-board chip antenna or terminated in an RF pin connector of any form factor for enabling the use of external antennas. RF pin can be left floating if not used.
2. Antenna clearance area is not necessary if you are using an external antenna attached to the RF pin.
3. The RF pin trace on RF pin should have a characteristic impedance of 50 Ohms. Any standard 50 Ohms RF pin trace (Microstrip or Coplanar wave guide) may be used. The width of the 50 Ohms line depends on the PCB stack, e.g., the dielectric of the PCB, thickness of the copper, thickness of the dielectric and other factors. Consult the PCB fabrication unit to get these factors right.
4. To evaluate transmit and receive performance like Tx Power, and EVM and Rx sensitivity, an RF pin connector would be required. A suggestion is to place a 'microwave coaxial connector with switch' between RF pin and the antenna.
5. Each GND pin must have a separate GND via. Place the ground vias as close to the ground pads as possible.
6. All decoupling capacitors placement must be as much close as possible to the corresponding power pins, and the trace lengths as short as possible.
7. Ensure all power supply traces widths are sufficient enough to carry corresponding currents.
8. Add GND copper pour underneath IC/Module in all layers, for better thermal dissipation.
9. Add solid GND copper pour underneath Module for better emission performance.

### 8.3.1 Installation Guide for SiW917Y1GN Module

Figure 8.15 on page 58 below shows the recommended layout for SiW917Y1GN when using an u.fl connector for an external antenna. The short RF trace from the RF pad of the module to the pad of the u.fl connector must be 50 ohm and exactly the same width as the RF pad of the module, i.e., 700  $\mu\text{m}$ . Figure 8.15 SiW917Y1GN Top Layer Application Layer with u.fl Connector on page 58 shows two examples on practical implementations of such a trace. The widths  $S$  is fixed to 700  $\mu\text{m}$ . The height  $h$  depends on the PCB stack-up, and the gap width  $W$  is adjusted until the impedance of the trace is exactly 50 ohm. Online calculators for coplanar waveguide with ground can be used to calculate the width  $W$  for any specific PCB stack-up. The integrator must consider using a unique connector, such as a “reverse polarity SMA” or “reverse thread SMA”, if detachable antenna is offered with the host chassis.

Ground vias underneath the module must be used extensively especially around the rectangular GND pins to enable heat transfer from the bottom of the module to the GND plane of the host board. Routing signal lines elsewhere underneath the module is acceptable.




Figure 8.15. SiW917Y1GN Top Layer Application Layer with u.fl Connector

The typical permittivity of PCB laminate is 4.6. If assuming permittivity of 4.6, in the example shown in Figure 8.16 on page 59 the dimensions would be:

$$S = 700 \text{ } \mu\text{m}$$

$$h = 420 \text{ } \mu\text{m}$$

$$W = 332 \text{ } \mu\text{m}$$




Figure 8.16. Example Implementation of a Co-planar Wave Guide with Ground and Thick Prepeg

Similarly, if assuming permittivity of 4.6, in the example shown in Figure 8.16 on page 59 the dimensions would be:

$$S = 700 \text{ } \mu\text{m}$$

$$h = 730 \text{ } \mu\text{m}$$

$$W = 132 \text{ } \mu\text{m}$$





Figure 8.17. Example Implementation of a Co-planar Wave Guide with Ground and Thin Prepeg

### 8.3.2 Installation Guide for SiW917Y1GA Module



**Figure 8.18. Application Layout of SiW917Y1GA**

For optimal performance of the SiW917Y1GA:

- Place the module aligned to the edge of the application PCB, as illustrated in [Figure 8.18 on page 60](#).
- Leave the antenna clearance area void of any traces, components, or copper on all layers of the application PCB.
- Connect all ground pads directly to a solid ground plane.
- Place the ground vias as close to the ground pads as possible.
- Avoid plastic or any other dielectric material in direct contact with the antenna.

[Figure 8.19 Figure on page 61](#) shows example layout scenarios which will lead to degraded performance and possible EMC issues with the module.

Ground vias underneath the module must be used extensively especially around the rectangular GND pins to enable heat transfer from the bottom of the module to the GND plane of the host board. Routing signal lines elsewhere underneath the module is acceptable.

Antennas are by nature affected by the surrounding PCB design and in particular the size and shape of the ground surrounding the antenna. The wide band antenna of SiW917Y1GA is designed to operate in various size/shape application boards and the antenna is not sensitive to dielectric material near the antenna. However, in certain extreme circumstances, such as extremely small board or narrow board, the antenna can be detuned enough to have an impact to the range, EVM characteristics and in-band emissions. In such cases it is possible to fine tune the antenna by using one or two external capacitors or inductors connected between the ANT\_TUNE1 and GND and/or ANT\_TUNE2 and GND. An example is shown in the [Figure 8.20 Figure on page 61](#). Finding the correct value for these components requires empirical testing and measuring the antenna return loss. (See the note below on modular certification.)

The best antenna performance is achieved when the board width is 50mm and the antenna is placed at the center of the board edge. Having wider or narrower PCB will have up to 25% impact to the range. If the board is narrower than 35mm or wider than 100 mm, it is possible that external fine tuning becomes necessary to maintain the EVM performance.




Figure 8.19. Layout Examples

Connect shunt inductor or capacitor to the ANT\_TUNE1 and ANT\_TUNE2 pads to retune the antenna





Figure 8.20. External Antenna Fine Tuning Option

### 8.4 SiWN917Y1GA Antenna Radiation and Efficiency

Typical radiation patterns for the built-in antenna under optimal operating conditions are plotted in the figures that follow.

**Table 8.1. Antenna Efficiency and Peak Gain**

Parameter	With optimal layout	Note
Efficiency	-1 dB	Antenna gain and radiation patterns have a strong dependence on the size and shape of the application PCB the module is mounted on, as well as on the proximity of any mechanical design to the antenna. Refer to <a href="#">8.3.2 Installation Guide for SiWN917Y1GA Module</a> for recommendations to achieve optimal antenna performance.
Peak gain	2.26 dBi	



**Figure 8.21. Efficiency and Gain of the Built-in Antenna**

## 3D gain pattern @ 2440MHz, View 1




Figure 8.22. 3D Radiation Pattern of the Build-In Antenna

## Phi0 Gain cut (dBi)




Figure 8.23. Typical 2D Antenna Radiation Patterns - Phi 0° (Side View) Gain (dBi)

## Phi90 Gain cut





Figure 8.24. Typical 2D Antenna Radiation Patterns - Phi 90° (Top View) Gain (dBi)

## Theta90 Gain cut





Figure 8.25. Typical 2D Antenna Radiation Patterns - Theta 90° (Front View) Gain (dBi)



### 8.4.1 Proximity to Other Materials

Avoid placing plastic or any other dielectric material in close proximity to the antenna. Conformal coating and other thin dielectric layers are acceptable directly on top of the antenna region, but this will also negatively impact antenna efficiency and reduce range.

Any metallic objects in close proximity to the antenna will prevent the antenna from radiating freely. The minimum recommended distance of metallic and/or conductive objects is 10 mm in any direction from the antenna except in the directions of the application PCB ground planes.

### 8.4.2 Proximity to Human Body

Placing the module in contact with or very close to the human body will negatively impact antenna efficiency and reduce range.

**Note:** When it comes to modular certifications, following the manufacturer's design guidelines is critical for ensuring that compliance is maintained and modular approvals remain valid, in particular with regards to the carrier (host) PCB size, thickness, relative permittivity, and/or module placement. A modular certification is still valid if no antenna tuning is applied to compensate for reduced performance in terms of range, which may result from sub-optimal carrier PCB size, thickness, relative permittivity, module placement, and/or proximity to other materials such as assembly housing. Conversely, a custom antenna tuning might invalidate a modular certification, unless it is done to compensate for the degradation caused by a printed circuit board deviating from the manufacturer's best-case reference design in terms of size, thickness, relative permittivity, and/or module placement. In such case, a Permissive Change to a modular approval might become necessary, depending on the resulting performance of the end-product relative to the certified module's test reports, in particular with regards to spurious emission levels, as found during spot-checking. For example, in the FCC case, a Class 1 Permissive Change (C1PC) is considered if the host PCB modifications do not increase emissions. Class 2 Permissive Change (C2PC) is considered if the modifications degrade the emissions but remain below regulatory limits. Whether antenna tuning is applied or not, it is strongly recommended that spot-checking is performed in any case with the end-product having the transmitter(s) operating, to confirm that the host product meets all regulatory requirements under any circumstance. In the end, the emission levels established in the module certification are limits for the end device too and determine whether or not a Permissive Change should be considered. Since this is evaluated on a case-by-case basis, integrators must consult with the company providing certification services for their final product to identify the best approach.

## 9. Package Specifications

### 9.1 Dimensions

Table 9.1. Module Dimensions

Parameter	Value (LxWxH)	Units
Module Dimensions	21.10 x 16 x 2.32	mm
Tolerance	±0.2	mm

### 9.2 Package Outline





Figure 9.1. Package Outline



Table 9.2. Pin Locations

PAD X-Y Coordinates			
Pad #	X	Y	Pad Size
1	-4	9.75	(1.2 x 0.7) mm
2	-6	9.75	
3	-7.2	10	
23	-7.2	-10	
24	-6	-9.75	
36	6	-9.75	
37	7.2	-10	
57	7.2	-10	
58	6	9.75	
61	3	9.75	
62	-5.5	3	
63	-5.5	-2	
64	-5.5	-8	
65	5.5	-8	
66	5.5	-2	
67	5.5	3	
68	-1	-3	
69	-1	-5	
70	1	-5	
71	1	-3	

### 9.3 PCB Landing Pattern



**Figure 9.3. PCB Landing Pattern**

**Table 9.3. PCB Landing Pattern Pin Locations**

PAD X-Y Coordinates			
Pad #	X	Y	Pad Size
1	-4	10.05	(1.8 x 0.7) mm
2	-6	10.05	
3	-7.5	10	
23	-7.5	-10	
24	-6	-10.05	
36	6	-10.05	
37	7.5	-10	
57	7.5	10	
58	6	10.05	
61	3	10.05	

PAD X-Y Coordinates			
Pad #	X	Y	Pad Size
62	-5.5	3	(1.2 x 1.2) mm
63	-5.5	-2	
64	-5.5	-8	
65	5.5	-8	
66	5.5	-2	
67	5.5	3	
68	-1	-3	
69	-1	-5	
70	1	-5	
71	1	-3	

### 9.4 Module Marking Information

The figures below illustrate the markings on the single-band modules and the table explains the markings.





Figure 9.4. Module Marking Information

Marking		Description
Part	SiWx917Y1xxxGABx/ SiWx917Y1xxxGNBx	Orderable Part Number (OPN) designation
Model	SiW917Y1GA/SiW917Y1GN	Model Name designation, respectively for parts with integral antenna and RF pin
QR Code	YYWMMABCDE	YY – Last two digits of the assembly year WW – Two-digit workweek when the device was assembled MMABCDE – Silicon Labs unit code
Lot Code	YYWWTTTTTT	YY – Last two digits of the assembly year WW – Two-digit workweek when the device was assembled TTTTTT – Manufacturing trace code. The first letter is the device revision
Compliance Marks		Certification-related information, such as the CE and Giteki compliance marks, or the FCC and IC IDs, is being engraved on the hatched-out area, and/or printed on the back side of the module (silkscreen), in accordance with the requirements by regulatory bodies.

### 9.5 Moisture Sensitivity Level

SiWN917 modules are rated MSL3 (Moisture Sensitivity Level 3). Reels are delivered in packing which conforms to MSL3 requirements.

## 10. Soldering Recommendations

It is recommended that final PCB assembly of the SiWN917 follows the industry standard as identified by the Institute for Printed Circuits (IPC). This product is assembled in compliance with the J-STD-001 requirements and the guidelines of IPC-AJ-820. Surface mounting of this product by the end user is recommended to follow IPC-A-610 to meet or exceed class 2 requirements.

### **CLASS 1 General Electronic Products**

Includes products suitable for applications where the major requirement is function of the completed assembly.

### **CLASS 2 Dedicated Service Electronic Products**

Includes products where continued performance and extended life is required, and for which uninterrupted service is desired but not critical. Typically the end-use environment would not cause failures.

### **CLASS 3 High Performance/Harsh Environment Electronic Products**

Includes products where continued high performance or performance-on-demand is critical, equipment downtime cannot be tolerated, end-use environment may be uncommonly harsh, and the equipment must function when required, such as life support or other critical systems.

**Note:** General SMT application notes are provided in [AN1223: LGA Manufacturing Guidance](#).





## 12. Certifications

**Note:** All regulatory certification-related projects are ongoing at the time of this document's release.

This section details the certification status of the SiW917Y1GA and SiW917Y1GN Connectivity Modules with regards to regional regulatory radio approvals. Where applicable, the status with the qualifications against the specifications of the supported global industrial wireless standards is given too.

The address of the legal manufacturer (technology owner) and certification applicant is:

SILICON LABS / SILICON LABORATORIES FINLAND OY  
Alberga Business Park, Bertel Jungin aukio 3,  
02600 Espoo, Finland

The SiW917Y1GA and SiW917Y1GN Connectivity Modules have brand name of "SILICON LABS".

"SILICON LABS" (and "Silicon Labs") is a trademark globally owned by the Silicon Laboratories Inc. corporation, and all branches and subsidiaries, including the above applicant, holds the right to use it.

### 12.1 Qualified Antennas

The SiW917Y1GA and SiW917Y1GN Connectivity Modules have been tested and certified for the use with respectively the built-in integral antenna and a reference external antenna attached to the module's RF pin denoted as RF\_PORT. The intended antenna impedance is 50  $\Omega$ .

Performance characteristics for the built-in antenna are presented in [8.4 SiW917Y1GA Antenna Radiation and Efficiency](#). The details of the qualified external antenna(s) are summarized in [Table 12.1 Qualified External Antenna\(s\) for the SiW917Y1GN Modules on page 74](#). The qualified external antenna(s) is(are) meant to be directly connected to the module's RF pin, with no active/non-linear component(s) along the RF path in between.

**Table 12.1. Qualified External Antenna(s) for the SiW917Y1GN Modules**

Manufacturer and Model	Type	Peak Gain	Impedance
TE Connectivity Ltd. (previously Linx Technologies Inc.), ANT-2.4-CW-CT-RPS	Connectorized Coaxial Dipole	+2.8 dBi	50 $\Omega$

Any external antenna of the same general type and of equal or less peak directional gain compared to the one listed in the above table, and having similar in-band and out-of-band characteristics, can be used in the regulatory areas that have modular radio approvals, such as USA and Canada, as long as spot-check testing of the host is performed to verify that no performance changes compromising compliance have been introduced. In the particular FCC case, in order to comply with e-CFR Title 47, Part 15, Subpart C, Section 15.203, the module integrator using an external antenna must ensure it has a unique connector or it is nondetachable.

When using instead an external antenna of a different type (such as a chip antenna, a host PCB trace antenna, or a patch) or having non-similar in-band and out-of-band characteristics, but still with a gain less than or equal to the maximum gain listed in the table above, in principle it can be added to the existing modular grant/certificate by mean of a permissive change, for example with FCC and ISED. Typically, some radiated emission testing is demanded, but no modular or end-product re-certification is required. Please consult your certification house and/or a certification body and/or the module manufacturer for a confirmation of the correct procedures and for any authorization to perform permissive changes.

On the other hand, all products designed to be used with an external antenna having more gain than the maximum gain listed in the table above are very likely to require a full new end-product certification. Since the exact permissive change or registration or re-certification procedure is chosen on a case-by-case basis, please consult your certification house and/or a certification body for understanding the correct approach based on your unique design. You might also want or need to get in touch with Silicon Labs for any authorization letter that your certification body might ask for.

In countries applying the ETSI standards, where manufacturers issue a self-Declaration of Conformity before placing their end-products in the market, like in the EU countries (and in the UK), the radiated emissions are always evaluated with the end-product and the external antenna type is not critical, but antennas with higher gain may violate some of the EIRP regulatory limits.

For Japan, where compliance testing is done conductively, the allowed external antennas are listed in the certificate and/or test report(s). Any other external antenna will have to be formally added to the list of approved antennas by the certificate holder: in this case, please reach out to the module manufacturer to discuss such addition, or consider certifying the end-product itself as an alternative.

## 12.2 CE and UKCA - EU and UK

The SiW917Y1GA and SiW917Y1GN modules have been tested against the relevant harmonized/designated standards and are in conformity with the essential requirements and other relevant requirements of the EU's Radio Equipment Directive (RED) (2014/53/EU) and of the UK's Radio Equipment Regulations (RER) (S.I. 2017/1206).

Please notice that every end-product integrating the SiW917Y1GA and SiW917Y1GN Connectivity Modules will need to perform the radio EMC tests on the whole assembly, according to the ETSI 301 489-x relevant standards.

Furthermore, it is ultimately the responsibility of the manufacturers to ensure the compliance of their end-products as a whole. The specific product assembly is likely to have an impact to RF radiated characteristics, when compared to the bare module. Hence, manufacturers should carefully consider RF radiated testing with the final product assembly, especially taking into account the gain of the external antenna if any, and the possible deviations in the PSD, EIRP and spurious emissions measurements, as defined in the ETSI EN 300 328 standard.

The modules are entitled to carry the CE and UKCA compliance marks, and the respective formal Declarations of Conformity (DoCs) are available at the product web page which is reachable starting from [www.silabs.com](http://www.silabs.com).

Each OEM must also consider applying the compliance marks to a visible location on their end-products. In general, module customers assume full responsibility with regards to learning the guidelines and meeting the requirements for the compliance in each country where their end-products are marketed.

## 12.3 FCC - USA

This device complies with FCC's e-CFR Title 47, Part 15, Subpart C, Section 15.247 (and related relevant parts of the ANSI C63.10 standard) when operating with the built-in integral antenna or with an external antenna type as discussed in chapter 11.1.

Operation is subject to the following two conditions:

1. This device may not cause harmful interference, and
2. This device must accept any interference received, including interference that may cause undesirable operation.

Any changes or modifications not expressly approved by Silicon Labs could void the user's authority to operate the equipment.

### FCC RF Radiation Exposure Statement

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. End users must follow the specific operating instructions for satisfying the RF exposure compliance.

This transmitter meets the Mobile requirements at a distance of 20 cm and above from the human body, in accordance to the limit(s) exposed in the RF Exposure Analysis. This transmitter also meets the Portable requirements at distances equal or above those being reported in [Minimum Separation Distances for SAR Evaluation Exemption](#).

This transmitter must not be co-located or operating in conjunction with any other antenna or transmitter except in accordance with FCC multi-transmitter product procedures.

## OEM Responsibilities to Comply with FCC Regulations

This module has been tested for compliance to FCC Part 15.

OEM integrators are responsible for testing their end-product for any additional compliance requirements needed with this module installed (for example, digital device emissions, PC peripheral requirements, etc.)

Additionally, investigative measurements and spot-check testing (with all transmitters active, if other co-located radios than the module itself exist on the host), are strongly recommended in order to verify that the full system's compliance is maintained when the module is integrated, even with the module having a full modular approval, in accordance with the "Host Product Testing Guidance" in FCC's KDB 996369 D04 Module Integration Guide.

### • General Considerations

This transmitter module is tested as a subsystem and its certification does not cover the FCC Part 15 Subpart B (unintentional radiator) rule requirement, which is typically applicable to the final host. The final host will still need to be assessed for compliance to this portion of the rule requirements, if applicable.

### • Manual Information to the End User

The OEM integrator has to be aware not to provide information to the end-user regarding how to install or remove this RF module, or how to change RF related parameters, in the user's manual of the final product which integrates this module.

The end user manual shall include all required regulatory information/warnings as shown in this manual.

### • Host Manufacturer Responsibilities

Host manufacturers are ultimately responsible for the full compliance of their host system. The final product is supposed to be assessed against all the essential requirements of the FCC rules, such as FCC Part 15 Subpart B, before it can be placed on the US market. This includes re-assuring the compliance of the radio transmitter with the RF and EMF essential requirements of the FCC rules. The modular radio transmitter must not be incorporated into any other radio-equipped device or system without retesting for compliance as multi-radio and combined equipment.

For more details about integrating the Single Modular Transmitter, refer to the following FCC document:

- KDB 996369 D04 Module Integration Guide

For understanding better the process leading to obtaining a Full Modular Approval, see the following documents instead:

- KDB 996369 D01 Transmitter Module Equipment Authorization Guide
- KDB 996369 D02 Frequently Asked Questions and Answers about Modules

The two documents above give an insight of the FCC requirements from the module manufacturer's perspective, and will help to realize the need by the integrators to follow the integration instructions and design guidance, and to take into account for example the RF Exposure limitations, if any. Should a deviation occur, keep in mind the possible need to work with the manufacturer in order to proceed with a permissive change (following a *Change in ID*), in accordance with the FCC guidelines found in the following documents:

- KDB 178919 D01 Permissive Change Policy
- KDB 178919 D02 Permissive Change Frequently-Asked Questions

## Separation

- To meet the SAR exemption for portable conditions, the minimum separation distances indicated in [Minimum Separation Distances for SAR Evaluation Exemption](#) must be maintained between the human body and the radiator (antenna) at all times.
- This transmitter module is tested in a standalone RF Exposure condition, and in case of any co-located radio transmitter being allowed to transmit simultaneously, or in case of portable use at closer distances from the human body than those allowing the exceptions rules to be applied, a separate additional SAR evaluation, or a reduction in the max output power or in the duty-cycle, might be required for the host, ultimately leading to a Class II Permissive Change, or more rarely to a new grant.
- **Important Note:** In the event that the conditions for the exemption cannot be met, the final product will likely have to undergo additional testing to evaluate the RF Exposure, or go through some re-configuration of the max output power and/or duty-cycle in order for the FCC authorization to remain valid, and a permissive change will have to be applied. The SAR evaluation (and/or reconfiguration) is in the responsibility of the end-product's manufacturer, as well as the permissive change that can be carried out with the help of the customer's own Telecommunication Certification Body, following a *Change in ID* authorization by the module's original grant holder.

## End Product Labeling

The SiW917Y1GA and SiW917Y1GN modules are labeled with their own FCC ID. In all those cases when the module's label is not visible, for example after the module becomes enclosed inside the end-product casing, or if the FCC ID is printed on the module's PCB silkscreen, then the outside of the device into which the module is installed must also have a label with a reference to the embedded module. In that case, the final product must be labeled in a visible area with the following:

**"Contains Transmitter Module FCC ID: QOQ-917AC"**

or

**"Contains FCC ID: QOQ-917AC"**

### Final note:

As long as all the conditions in this and all the above chapters are met, further RF testing of the transmitter will not be strictly required. However, still consider the good practice and the FCC strong recommendation to ensure the compliance of the host by spot-checking. Nevertheless, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements which might be mandatory with this module installed.

## 12.4 ISED - Canada

This radio transmitter (with IC: 5123A-917AC and PMN: *Bluetooth Low Energy and 802.11b/g/n/ax wireless radio module*) has been approved by *Innovation, Science and Economic Development Canada (ISED Canada, formerly Industry Canada)* to operate with the built-in integral antenna or with the external antenna type(s) listed in [Qualified Antennas](#), having the maximum permissible gain indicated in the table. External antenna types not included in this list, or having a gain greater than the maximum gain listed, are strictly prohibited for use with this device.

This radio-equipped device complies with ISED's license-exempt RSS standards. Operation is subject to the following two conditions:

1. This device may not cause interference.
2. This device must accept any interference, including interference that may cause undesired operation of the device.

### RF Exposure Statement

Exception from routine SAR evaluation limits are given in RSS-102 Issue 5.

The module meets the requirements for Mobile use cases when the minimum separation distance from the human body is 20 cm or greater, in accordance to the limit(s) exposed in the RF Exposure Analysis.

For Portable use cases, RF exposure or SAR evaluation is not required when the separation distances from the human body are equal or above those reported in [Minimum Separation Distances for SAR Evaluation Exemption](#).

If the separation distance from the human body is less than the values stated in [Minimum Separation Distances for SAR Evaluation Exemption](#), then the OEM integrator is responsible for evaluating the SAR with the end-product, or for the re-configuration of the radio module in the host in terms of lowering the max RF TX power and/or the duty-cycle. A permissive change would be required too, under the responsibility of the host manufacturer, following a *Multiple Listing* authorization by the module's original certificate holder.

### OEM Responsibilities to comply with IC Regulations

The SiW917Y1GA and SiW917Y1GN modules have been certified for integration into products only by OEM integrators, under the following conditions:

- The module must be installed in such a way that the intended minimum separation distances are maintained between the radiator (antenna) and all persons at all times. [Minimum Separation Distances for SAR Evaluation Exemption](#) indicates the distances in accordance to the use cases.
- The transmitter module must not be co-located or operating in conjunction with any other antenna or transmitter.

**Important Note:** In the event that the above conditions cannot be met, the final product will have to undergo additional testing to evaluate the RF Exposure, or go through some re-configuration of the max output power and/or duty-cycle in order for the ISED authorization to remain valid; a permissive change will have to be applied too. The RF Exposure evaluation (SAR, or possibly a re-configuration) is in the responsibility of the end-product's manufacturer, as well as the permissive change that can be carried out with the help of the customer's own Telecommunication Certification Body, following a *Multiple Listing* authorization by the module's original certificate holder.

### End Product Labeling

The SiW917Y1GA and SiW917Y1GN modules are labeled with their own IC ID. In all those cases when the module's label is not visible, for example after the module becomes enclosed inside the end-product casing, or if the IC ID is printed on the module's PCB silk-screen, then the outside of the device into which the module is installed must also have a label with a reference to the embedded module. In that case, the final product must be labeled in a visible area with the following:

**"Contains Transmitter Module IC: 5123A-917AC"**

or

**"Contains IC: 5123A-917AC"**

### Final notes:

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module or change RF related parameters in the user manual of the end-product.

As long as all the conditions above are met, further transmitter testing will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed (for example, digital device emissions, PC peripheral requirements, etc.)

## ISED (Français)

Le présent émetteur radio (IC: 5123A-917AC, PMN: *Bluetooth Low Energy and 802.11b/g/n/ax wireless radio module*) a été approuvé par *Innovation, Sciences et Développement Économique Canada (ISED Canada, anciennement Industrie Canada)* pour fonctionner avec l'antenne intégrée et le ou les types d'antenne énumérés à la section [Qualified Antennas](#), avec le gain maximal admissible indiqué. Les types d'antenne non inclus dans cette liste, ayant un gain supérieur au gain maximal indiqué, sont strictement interdits d'utilisation avec cet appareil.

L'émetteur/récepteur exempt de licence contenu dans le présent appareil est conforme aux CNR d'Innovation, Sciences et Développement économique Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes:

1. L'appareil ne doit pas produire de brouillage;
2. L'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

## Déclaration d'exposition RF

Les exceptions aux limites de l'évaluation SAR sont données dans le numéro 5 de la publication RSS-102.

Le module répond aux exigences pour les cas d'utilisation Mobile lorsque la distance minimale de séparation du corps humain est de 20 cm ou plus, conformément à la (aux) limite(s) exposée(s) dans l'analyse de l'exposition RF.

Pour les cas d'utilisation portables, l'évaluation de l'exposition RF ou l'évaluation SAR n'est pas requise lorsque les distances de séparation du corps humain sont égales ou supérieures à celles indiquées dans [Minimum Separation Distances for SAR Evaluation Exemption](#).

Si la distance de séparation du corps humain est inférieure aux valeurs indiquées dans [Minimum Separation Distances for SAR Evaluation Exemption](#), l'intégrateur OEM est responsable de l'évaluation du SAR avec le produit final, ou de la reconfiguration du module radio dans l'hôte en termes de réduction de la puissance RF TX maximale et/ou du rapport cyclique. Une modification permissive serait également nécessaire, sous la responsabilité du fabricant de l'hôte, suite à une autorisation de cotation multiple par le titulaire du certificat du module d'origine.

## Responsabilités du fabricant de se conformer à la réglementation IC

Le module a été certifié pour l'intégration dans les produits uniquement par les intégrateurs OEM dans les conditions suivantes:

- Le module émetteur doit être installée de manière à maintenir une distance de séparation minimale, comme indiqué ci-dessus, entre le radiateur (antenne) et toutes les personnes à tout moment.
- Le module émetteur ne doit pas être localisé ou fonctionner conjointement avec une autre antenne ou un autre émetteur.

**Remarque importante:** au cas où ces conditions ne pourraient pas être remplies, le produit final devra être soumis à des tests supplémentaires pour évaluer l'exposition RF, ou passer par une reconfiguration de la puissance de sortie maximale et/ou du rapport cyclique, afin que l'autorisation ISED reste valable; une modification permissive devra également être appliquée. L'évaluation de l'exposition aux radiofréquences (SAR, ou éventuellement une reconfiguration) est sous la responsabilité du fabricant du produit final, ainsi que le changement permissif qui peut être effectué avec l'aide de l'organisme de certification des télécommunications du client, après autorisation de cotation multiple par le titulaire de la certification du module.

## Étiquetage des produits finis

Les modules SiW917Y1GA / SiW917Y1GN sont étiquetés avec leur propre IC ID. Dans tous ces cas, si l'ID IC n'est pas visible après l'installation du module à l'intérieur d'un autre appareil, alors l'extérieur de l'appareil dans lequel le module est installé doit également afficher une étiquette faisant référence au module inclus. Dans ce cas, le produit final doit être étiqueté dans une zone visible avec les éléments suivants:

**“Contient le module transmetteur IC: 5123A-917AC”**

ou

**“Contient IC: 5123A-917AC”**

## Remarques finales:

L'intégrateur OEM doit être conscient de ne pas fournir à l'utilisateur final d'informations sur la procédure d'installation ou de retrait de ce module RF ni sur la modification des paramètres liés à la RF dans le manuel d'utilisation du produit final.

Tant que toutes les conditions ci-dessus sont remplies, aucun test supplémentaire de l'émetteur ne sera nécessaire. Toutefois, l'intégrateur OEM reste responsable de l'essai de son produit final pour déterminer les exigences de conformité supplémentaires requises avec ce module installé (par exemple, émissions d'appareils numériques, exigences relatives aux périphériques PC, etc.)

## 12.5 MIC - Japan

The SiW917Y1GA and SiW917Y1GN modules are certified in Japan with following certification number:

- 203-JN1379

While the module manufacturer takes all reasonable steps to prevent non-compliant operation, it is still the end-product manufacturer's responsibility to ensure that a module is configured to meet the compliance requirements, for example in relation to the maximum allowed RF TX power. When applicable, refer to the SDK documentation and/or API reference manuals and/or integration and certification guides, to learn how to configure (limit) the maximum RF TX power for ensuring the compliance of the end-product during regular operation, if need be. Refer as well to the power setting table(s) and measurements in the test report(s) in order to realize the maximum output power levels allowed for the regulatory compliance in Japan.

Manufacturers integrating a certified radio module into their host equipment are supposed to make the compliance mark and the certification number visible on the outside of their device. This combination of mark and number, and their relative placement, is depicted in the example Figure 5.1 below, and depending on the overall size it might also appear among the top shield markings of the radio module. The compliance mark and certification number must be placed close to the text in the Japanese language which is provided below. This requirement in the Radio Law has been made in order to enable users of the combination of host and radio module to verify if they are actually using a radio-equipped device which is approved for use in Japan.

Certification text to be placed on the outside surface of the host equipment:

当該機器には電波法に基づく、技術基準適合証明等を受けた特定無線設備を装着している。

Translation of the text:

“This equipment contains specified radio equipment that has been certified to the Technical Regulation Conformity Certification under the Radio Law.”

The "Giteki" compliance mark, together with the actual module's certification number, as shown in the following example figures, must be affixed to an easily noticeable section of the specified radio-enabled host equipment. Notice that such section may be required to contain additional information if the end-device embedding the module is also subject to a Telecom approval.

The manufacturer of the final product is also responsible to provide a Japanese language version of the User Manual and/or Installation Instructions as a companion document coming with the final product when placed on the market in Japan. Such a document will have to mention the integrated radio component and the related certification information.



Figure 12.1. Example of GITEKI Mark with Placeholder for Actual Certification Number






Figure 12.2. Detail of GITEKI Compliance Mark

## 12.6 KC - South Korea

The SiW917Y1GA and SiW917Y1GN modules have a RF registration for import and use in South Korea.

Registration number is KC ID: TBD

These modules are meant to be integrated into end-products, which then become exempted from doing the RF emission testing, as long as the recommended design guidance is followed, and as long as, where applicable, the approved external antennas are used and any additional transmit power backoff is implemented in accordance to the measurements and configurations seen in the formal test report(s).

EMC testing and any other relevant test applicable to the end-product as a whole, plus appropriate labeling of the end-product, might still be required for the full regulatory compliance in the country.

## 12.7 NCC - Taiwan

The SiW917Y1GA and SiW917Y1GN modules are certified in Taiwan with NCC certification numbers TBD and TBD. SiW917Y1GA 和 SiW917Y1GN 模块已在台湾获得 NCC 认证，认证号为 TBD 和 TBD。



Manufacturers are required to mark their end-products with the following sentence: "This product contains a radio frequency module with certification number TBD."

系統製造商應在平台上放置如下聲明：“本產品包含認證號為 TBD 的射頻模塊。”

Note: The outer packaging of the final product must also be marked with the NCC conformity mark by the manufacturer.

注意：最終產品的外包裝也必須由製造商打上 NCC 合格標誌

Additionally, the final product will have to be listed in the NCC database of approved radio-equipped devices. Consequently, the end manufacturer is also supposed to contact the certification house that originally released the modular approval and apply for the registration of their device under the applicable certification number above. Fees might apply, and an authorization by the module manufacturer might also be required.

該平台還需要列入經批准的無線電設備的 NCC 數據庫；因此，平台製造商還應聯繫最初頒發全模塊化批准的認證機構，並根據上述認證編號申請註冊其設備（可能需要付費）。

NCC Statement
For low-power radio frequency equipment that has been certified, companies, firms, or users are not allowed to change the frequency, increase the power, or change the characteristics and functions of the original design without further NCC approval.
The use of low-power radio frequency equipment shall not affect flight safety and interfere with legal communications.
If interference is found, it shall be immediately stopped, and the equipment can be brought back into use only after it has been improved, so that interference is found no more.
The aforementioned legal communication refers to radio communications operating in accordance with the provisions of the Telecommunications Management Act.
Low-power radio frequency equipment must withstand interference from legitimate communications or radiating electrical equipment for industrial, scientific, and medical applications.
NCC 警語
取得審驗證明之低功率射頻器材，非經核准，公司、商號或使用者均不得擅自變更頻率、加大功率或變更原設計之特性及功能。
低功率射頻器材之使用不得影響飛航安全及干擾合法通信。
經發現有干擾現象時，應立即停用，並改善至無干擾時方得繼續使用。
前述合法通信，指依電信管理法規定作業之無線電通信。
低功率射頻器材須忍受合法通信或工業、科學及醫療用電波輻射性電機設備之干擾。

## 12.8 SRRC - China

The SiW917Y1GA module has a full modular radio type approval for re-use by the OEM integrators:

Certificate number: TBD

CMIIT ID: TBD

The SiW917Y1GN module has a limited modular radio type approval for re-use by the OEM integrators:

Certificate number: TBD

CMIIT ID: TBD

Note for modules with a full modular approval: every end-product integrating the module must be labeled with the following statement, or alternatively the statement will have to go to the end-product's user manual:

本设备包含一个无线电发射器模块，型号核准代码为：CMIIT ID：2023YYXXXX

(Translation: This equipment contains a radio transmitter module with model approval code: CMIIT ID: XXXXYZZZZ)

### 中国-SRRC

SiW917Y1GA 模块具有完整的模块化认证，可供 OEM 集成商重复使用：

认证编号：2024-XXXX

CMIIT ID: 2024YYXXXX

SiW917Y1GN 模块具有有限的模块化认证，可供 OEM 集成商重复使用：

认证编号：2024-ZZZZ

CMIIT ID: 2024YYZZZZ

具有完全模块化批准的模块注意事项：以下声明必须出现在嵌入模块的最终产品的标签和/或用户手册中：

本设备包含一个无线电发射器模块，型号核准代码为：CMIIT ID：2023YYXXXX

## 12.9 Australia (ACMA)

The SiW917Y1GA and SiW917Y1GN modules are in compliance with the Australian RCM requirements, and are labelled with the RCM Compliance Mark. The formal Declaration of Conformity (DoC) is available at [www.silabs.com](http://www.silabs.com). With the DoC and RCM compliance mark, the modules are also covered for the use in New Zealand (RSM).

## 12.10 RF Exposure and Proximity to Human Body

When using the SiW917Y1GA and SiW917Y1GN modules in an application where the radio-equipped end-product is located close to the human body, the human RF Exposure must be taken into account. FCC, ISED, and CE/UKCA all have different standards and rules for evaluating the RF Exposure. In particular, each regulator has different requirements when it comes to the exemption from having to perform RF Exposure evaluation and/or SAR (Specific Absorption Rate) measurements, and the minimum separation distances between the module's antenna and the human body varies accordingly. The properties of the SiW917Y1GA and SiW917Y1GN modules allow the minimum separation distances detailed in [Table 12.2 Minimum Separation Distances for SAR Evaluation Exemption on page 84](#) for the SAR measurement exemption in the Portable use cases (less than 20 cm from the human body). These modules are approved for the Mobile use case (more than 20 cm) without any need for RF Exposure evaluation.

**Table 12.2. Minimum Separation Distances for SAR Evaluation Exemption**

Certification	SiW917Y1GA	SiW917Y1GN
FCC	BLE: 22 mm 802.11b/g/n/ax: 37 mm All protocols in use (overall): 37 mm	BLE: 23 mm 802.11b/g/n/ax: 39 mm All protocols in use (overall): 39 mm
ISED	BLE: 30 mm 802.11b/g/n/ax: 45 mm All protocols in use (overall): 45 mm	BLE: 30 mm 802.11b/g/n/ax: 45 mm All protocols in use (overall): 45 mm
CE / UKCA	In general, the RF exposure should always be evaluated with the end-product when transmitting with EIRP power levels higher than 20 mW (13 dBm) while operating at distances closer than 20 cm from the human body. With the SiW917Y1GA and SiW917Y1GN modules, this is the case only with the 802.11b/g/n/ax protocols transmitting at full power. In all other cases, modules comply with the requirements of the relevant standard(s).	

The exemption minimum distances above, calculated for reference in the full output power use-case, are based on the rules in force at the time of originally writing this data sheet. Even though changes happen rarely, always ensure to apply the rules in force at the time of placing the end-product into the market.

In the cases of FCC and ISED, it is allowed to use a module at its max RF TX power in an end-product where the typical separation distance from the human body is smaller than mentioned above, but it requires evaluating the RF Exposure in the final assembly and applying for a *Class 2 Permissive Change* to the FCC and ISED approvals of the module. In order to proceed with the permissive changes, first the module manufacturer should be asked for an authorization to do an FCC's *Change in ID* and an ISED's *Multiple Listing*; then, the new Portable condition will be added to the new parallel grants owned by the end-product manufacturer, for extending the approvals to their unique host under their unique configuration and mode of use.

For those end-products where the embedded module is configured to implement only a single wireless protocol which would allow for the exemption at a shorter distance than the overall minimum distance, there would be no need to evaluate the RF Exposure at such a shorter distance and above. However, a permissive change would still be needed as a mean to notify the FCC / ISED of the reason why in the field the module is allowed to operate at a shorter distance than the overall minimum distance in [Table 12.2 Minimum Separation Distances for SAR Evaluation Exemption on page 84](#).

An example of another use case where the module could operate at a shorter distance than in [Table 12.2 Minimum Separation Distances for SAR Evaluation Exemption on page 84](#), without having to do the RF Exposure evaluation / SAR measurement, is when the power or the duty-cycle is reduced during normal operation. However, the new minimum distance for the exemption should be re-calculated, and still a permissive change would be needed to notify the regulators of the new conditions.

For the CE/UKCA compliance, RF Exposure must be considered and evaluated by the OEM in all cases (if any) when the end-product is transmitting at higher power level than indicated in [Table 12.2 Minimum Separation Distances for SAR Evaluation Exemption on page 84](#).

**Note:** Placing the module in touch or very close to the human body will have a negative impact on the efficiency of the antenna thus a reduced range is to be expected.

## 12.11 Bluetooth Qualification

The SiW917Y1GA and SiW917Y1GN modules have the following Qualified Products with corresponding Qualified Design Identification (QDID) based on the Bluetooth Core Specification 5.4:

1. **QDID 230044**

- This Core Layer Design is for the Low Energy RF-PHY Radio interface.

2. **QDID 226688**

- This Core Layer Design is for Host Controller Interface and Low Energy Link Layer.

3. **QDID 227553**

- This Core-Controller Configuration Design combines the above QDID 230044 and QDID 226688. It encompasses the Low Energy RF-PHY Radio interface and the Low Energy Link Layer, plus the Host Controller Interface, for easier integration when doing a Core-Complete Configuration Design in order to make a Product.

## 13. Documentation and Support

Silicon Labs offers a set of documents which provide further information required for evaluating, and developing products and applications using SiWN917. These documents will be available on the Silicon Labs website. The documents include information related to Software releases, Evaluation Kits, User Guides, Programming Reference Manuals, Application Notes, and others.

For further assistance, you can contact Silicon Labs Technical Support [here](#).

### Resource Location

SiWN917 Document Library : <https://docs.silabs.com/wisecconnect/latest/wisecconnect-developing-with-wisecconnect-sdk/>

Technical Support : <http://www.silabs.com/support/>

## 14. Revision History

### Revision 0.7

November, 2024

- Updated Cover page
- Updated [1. Feature List](#)
- Updated [3. Applications](#)
- Removed Host Interfaces
- Updated [6.2 Pin Description](#)
- Updated [6.2.3 Peripheral Interfaces](#)
- Updated the following Electrical Specifications:
  - [7.1 Absolute Maximum Ratings](#)
  - [7.2 Recommended Operating Conditions](#)
  - [7.3.1 RESET\\_N Pin](#)
  - [7.3.2 Power On Control \(POC\) and Reset](#)
  - [7.3.3 Digital I/O Signals](#)
  - [7.4.2 SDIO 2.0 Secondary](#)
  - [7.4.3 HSPI Secondary](#)
  - Removed UART
  - [7.4.4 GPIO Pins](#)
  - [7.4.5 In-Package Flash Memory](#)
  - Removed SGPIO/MC-PWM/QEI/SCT Timer/SIO Interfaces and USART
- Added Note to [8.4.2 Proximity to Human Body](#)

### Revision 0.52

October, 2024

- Updated Notes for [1. Feature List](#)
- Updated [2. Ordering Information](#)
- Reformatted all the tables in Section
- Updated Section [7.5 RF Characteristics](#)
- Updated [Table 12.2 Minimum Separation Distances for SAR Evaluation Exemption on page 84](#)
- Updated [12.11 Bluetooth Qualification](#)

### Revision 0.5

June, 2024

- Updated Features List
- Updated Ordering Information
- Updated Block Diagrams
- Updated System Overview
- Updated Pin Definitions
- Updated Electrical Specifications
- Updated Reference Schematics, BOM and Layout Guidelines
- Added Certifications

### Revision 0.1

September, 2023

- Preliminary version.

# Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!



**IoT Portfolio**  
[www.silabs.com/IoT](http://www.silabs.com/IoT)



**SW/HW**  
[www.silabs.com/simplicity](http://www.silabs.com/simplicity)



**Quality**  
[www.silabs.com/quality](http://www.silabs.com/quality)



**Support & Community**  
[www.silabs.com/community](http://www.silabs.com/community)

## Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product in such unauthorized applications.

## Trademark Information

Silicon Laboratories Inc.<sup>®</sup>, Silicon Laboratories<sup>®</sup>, Silicon Labs<sup>®</sup>, SiLabs<sup>®</sup> and the Silicon Labs logo<sup>®</sup>, Bluegiga<sup>®</sup>, Bluegiga Logo<sup>®</sup>, EFM<sup>®</sup>, EFM32<sup>®</sup>, EFR, Ember<sup>®</sup>, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Redpine Signals<sup>®</sup>, WiSeConnect<sup>®</sup>, n-Link, EZLink<sup>®</sup>, EZRadio<sup>®</sup>, EZRadioPRO<sup>®</sup>, Gecko<sup>®</sup>, Gecko OS, Gecko OS Studio, Precision32<sup>®</sup>, Simplicity Studio<sup>®</sup>, Telegesis, the Telegesis Logo<sup>®</sup>, USBXpress<sup>®</sup>, Zentri, the Zentri logo and Zentri DMS, Z-Wave<sup>®</sup>, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc.  
400 West Cesar Chavez  
Austin, TX 78701  
USA

[www.silabs.com](http://www.silabs.com)